The 12-bit, 3.6 GSPS ADC12D1800 is the latest advance in TI’s Ultra-High-Speed ADC family and builds upon the features, architecture and functionality of the 10-bit GHz family of ADCs.

The ADC12D1800 provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage.

The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to +85°C.

To achieve full rated performance for f_CLK > 1.6 GHz, write the maximum power settings one time to Register 6h through the serial interface; see Section 5.6.1 for more information.

• Configurable to Either 3.6 GSPS Interleaved or 1.8GSPS Dual ADC
• Pin-Compatible with ADC10D1000/1500 and ADC12D1000/1600
• Internally Terminated, Buffered, Differential Analog Inputs
• Interleaved Timing Automatic and Manual Skew Adjust
• Test Patterns at Output for System Debug
• Programmable 15-bit Gain and 12-bit Plus Sign Offset
• Programmable tAD Adjust Feature
• 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs
• AutoSync Feature for Multi-Chip Systems
• Single 1.9-V ± 0.1-V Power Supply
• Key Specifications
  • Resolution: 12 Bits
  • Interleaved 3.6 GSPS ADC
    • Noise Floor Density –153.5 dBm/Hz (typ)
    • IMD3 –61 dBFS (typ)
    • Noise Power Ratio 48.5 dB (typ)
    • Power 4.4 W (typ)
    • Full Power Bandwidth 1.75 GHz (typ)
  • Dual 1.8 GSPS ADC, Fin = 125MHz
    • ENOB: 9.4 (typ)
    • SNR 58.5 dB (typ)
    • SFDR 73 dBc (typ)
    • Power 4.4 W (typ)
    • Full Power Bandwidth 2.8 GHz (typ)

• Sample rate (Max) (MSPS)
• 1800, 3600
• Resolution (Bits)
• 12
• Number of input channels
• 2, 1
• Interface type
• Parallel LVDS
• Analog input BW (MHz)
• 2800
• Features
• Ultra High Speed
• Rating
• Catalog
• Input range (Vp-p)
• 0.8
• Power consumption (Typ) (mW)
• 4180
• Architecture
• Folding Interpolating
• SNR (dB)
• 58.6
• ENOB (Bits)
• 9.4
• SFDR (dB)
• 73
• Operating temperature range (C)
• -40 to 85
• Input buffer
• Yes

ADC12D1800的完整型号有：ADC12D1800CIUT、ADC12D1800CIUT/NOPB，以下是这些产品的关键参数及官网采购报价：

ADC12D1800CIUT，工作温度：-40 to 85，封装：BGA (NXA)-292，包装数量MPQ：40个，MSL 等级/回流焊峰值温度：Level-3-220C-168 HR，引脚镀层/焊球材料：SNPB，TI官网ADC12D1800CIUT的批量USD价格：2129.814（1000+）

ADC12D1800CIUT/NOPB，工作温度：-40 to 85，封装：BGA (NXA)-292，包装数量MPQ：40个，MSL 等级/回流焊峰值温度：Level-3-250C-168 HR，引脚镀层/焊球材料：SNAG，TI官网ADC12D1800CIUT/NOPB的批量USD价格：1774.845（1000+）

ADC-LD-BB — ADC 低失真不平衡变压器板

One ADC-LD-BBboard is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

ADC-WB-BB — ADC 宽带不平衡变压器板

OneADC-WB-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

ABACO-3P-FMC160 — Abaco Systems analog 1-channel wideband input/output ADC/DAC FPGA mezzanine card

The Abaco FMC160 provides one 12-bit 3.6-GSPS analog-to-digital converter (ADC) and one 14-bit 5.7-GSPS digital-to-analog converter (DAC). The module highlights the Texas Instruments ADC12D1800 two-channel, 12-bit, 1.6-GSPS ADC in a daughtercard with an FPGA mezzanine card (FMC) connector using a (...)

发件人： Abaco Systems

WAVEVISION5 — Data Acquisition and Analysis Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

ADC12D1000 IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TIDA-00113 — 在单通道模式或双通道模式下针对高带宽应用驱动 GSPS ADC

该设计旨在帮助系统设计人员权衡利弊，推动具有每秒千兆取样率的 ADC（采用平衡-非平衡变压器配置）在带宽应用中的应用，并对该实施过程进行优化。需考虑的权衡因素包括平衡-非平衡变压器的结构、插入损耗、动态性能、可配置性和实施的简便性。拓扑和布局在优化系统性能的过程中尤为重要，这也正是这些设计能够有助于缩短设计周期的原因所在。

TIDA-00479 — GSPS ADC 的最理想时钟源参考设计

ADC12D1600RFRB 参考设计提供了展示高速数字转换器应用（其中整合了时钟、电源管理和信号处理）的平台。此参考设计利用 1.6 GSPS ADC12D1600RF 器件、板载 FPGA Xilinx Virtex 4 和高性能时钟合成器 LMX2531 来满足 9 位 ENOB 高速数字转换器的系统要求。

TIDA-00071 — 每秒千兆次采样 (GSPS) ADC 的原理图和布局建议

此参考设计为系统中采用 GSPS ADC 的系统设计人员提供了原理图和布局参考。将此参考设计与数据表结合使用 — 数据表始终具有最终权威性。另外， ADC1xDxxxx(RF)RB 参考板提供有用的参考设计。产品网页上或“TI 设计”中提供了此参考板的所有设计源文件以及用于 ADC 的 CAD/CAE 符号，可进行下载。在本文档中，ADC 或 GSPS ADC 指代 (...)