The ADC12DC105 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC12DC080/105 may be operated from a single +3.0V or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs provide a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC12DC105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

The ADC12DC105 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

• Internal Sample-and-Hold Circuit and Precision Reference
• Low Power Consumption
• Clock Duty Cycle Stabilizer
• Single +3.0V or +3.3V Supply Operation
• Power-Down Mode
• Offset Binary or 2's Complement Output Data Format
• 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

• High IF Sampling Receivers
• Wireless Base Station Receivers
• Test and Measurement Equipment
• Communications Instrumentation
• Portable Instrumentation

All trademarks are the property of their respective owners.

• Sample rate (Max) (MSPS)
• 105
• Resolution (Bits)
• 12
• Number of input channels
• 2
• Interface type
• Parallel CMOS
• Analog input BW (MHz)
• 1000
• Features
• Low Power
• Rating
• Catalog
• Input range (Vp-p)
• 2
• Power consumption (Typ) (mW)
• 800
• Architecture
• Pipeline
• SNR (dB)
• 71
• ENOB (Bits)
• 11.5
• SFDR (dB)
• 90
• Operating temperature range (C)
• -45 to 85
• Input buffer
• No

ADC12DC105的完整型号有：ADC12DC105CISQ/NOPB、ADC12DC105CISQE/NOPB，以下是这些产品的关键参数及官网采购报价：

ADC12DC105CISQ/NOPB，工作温度：-45 to 85，封装：WQFN (NKA)-60，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SN，TI官网ADC12DC105CISQ/NOPB的批量USD价格：33.198（1000+）

ADC12DC105CISQE/NOPB，工作温度：-45 to 85，封装：WQFN (NKA)-60，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SN，TI官网ADC12DC105CISQE/NOPB的批量USD价格：35.198（1000+）

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)