The ADC12DL065 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 65 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 250 MHz Full Power Bandwidth. Operating on a single +3.3V power supply, the ADC12DL065 achieves 11.0 effective bits at nyquist and consumes just 360 mW at 65 MSPS, including the reference current. The Power Down feature reduces power consumption to 36 mW.

The differential inputs provide a full scale differential input swing equal to 2 times V_REF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. The digital outputs from the two ADC's are available on a single multiplexed 12-bit bus or on separate buses. Duty cycle stabilization and output data format are selectable using a quad state function pin. The output data can be set for offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL065 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage. This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to ease the evaluation process.

• Single +3.3V Supply operation
• Internal Sample-and-Hold
• Internal Reference
• Outputs 2.4V to 3.6V Compatible
• Power Down Mode
• Duty Cycle Stabilizer
• Multiplexed Output Mode

Key Specifications

• Resolution: 12 Bits
• DNL: ±0.4 LSB (typ)
• SNR (fIN = 10 MHz): 69 dB (typ)
• SFDR (fIN = 10 MHz): 86 dB (typ)
• Data Latency: 7 Clock Cycles
• Power Consumption
  • Operating: 360 mW (typ)
  • Power Down Mode: 36 mW (typ)

All trademarks are the property of their respective owners.

• Sample rate (Max) (MSPS)
• 65
• Resolution (Bits)
• 12
• Number of input channels
• 2
• Interface type
• Parallel CMOS, TTL
• Analog input BW (MHz)
• 250
• Features
• Low Power
• Rating
• Catalog
• Input range (Vp-p)
• 2
• Power consumption (Typ) (mW)
• 360
• Architecture
• Pipeline
• SNR (dB)
• 69
• ENOB (Bits)
• 11.1
• SFDR (dB)
• 86
• Operating temperature range (C)
• -40 to 85
• Input buffer
• No

ADC12DL065的完整型号有：ADC12DL065CIVS/NOPB，以下是这些产品的关键参数及官网采购报价：

ADC12DL065CIVS/NOPB，工作温度：-40 to 85，封装：TQFP (PAG)-64，包装数量MPQ：160个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SN，TI官网ADC12DL065CIVS/NOPB的批量USD价格：15.972（1000+）

ADC12DL065 IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)