The ADS5240 is a high-performance, 40MSPS, 4-channel analog-to-digital converter (ADC). Internal references are provided, simplifying system design requirements. Low power consumption allows for the highest of system integration densities. Serial LVDS (low-voltage differential signaling) outputs reduce the number of interface lines and package size.

An integrated phase lock loop (PLL) multiplies theincoming ADC sampling clock by a factor of 12. This high-frequency LVDS clock is used in the data serialization and transmission process. The word output of each internal ADC is serialized and transmitted either MSB or LSB first. In addition to the four data outputs, a bit clock and a word clock are also transmitted. The bit clock is at 6x the speed of the sampling clock, whereas the word clock is at the same speed of the sampling clock.

The ADS5240 provides internal references, or can optionally be driven with external references. Best performance can be achieved through the internal reference mode.

The device is available in an HTQFP-64 PowerPAD package and is specified over a -40°C to +85°C operating range.

• Maximum Sample Rate: 40MSPS
• 12-Bit Resolution
• No Missing Codes
• Total Power Dissipation:Internal Reference: 584mWExternal Reference: 518mW
• CMOS Technology
• Simultaneous Sample-and-Hold
• 70.5dBFS SNR at 10MHz IF
• 3.3V Digital/Analog Supply
• Serialized LVDS Outputs
• Integrated Frame and Bit Patterns
• Option to Double LVDS Clock Output Currents
• Four Current Modes for LVDS
• Pin- and Format-Compatible Family
• HTQFP-64 PowerPAD Package
• APPLICATIONS
  • Portable Ultrasound Systems
  • Tape Drives
  • Test Equipment
  • Optical Networking
  • Communications

PowerPAD Is a trademark of Texas InstrumentsAll other trademarks are the property of their respective owners

• Sample rate (Max) (MSPS)
• 40
• Resolution (Bits)
• 12
• Number of input channels
• 4
• Interface type
• Parallel LVDS
• Analog input BW (MHz)
• 300
• Features
• Low Power
• Rating
• Catalog
• Input range (Vp-p)
• 1
• Power consumption (Typ) (mW)
• 607
• Architecture
• Pipeline
• SNR (dB)
• 70.5
• ENOB (Bits)
• 11.3
• SFDR (dB)
• 87
• Operating temperature range (C)
• -40 to 85
• Input buffer
• No

ADS5240的完整型号有：ADS5240IPAP、ADS5240IPAPT，以下是这些产品的关键参数及官网采购报价：

ADS5240IPAP，工作温度：-40 to 85，封装：HTQFP (PAP)-64，包装数量MPQ：160个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS5240IPAP的批量USD价格：39.483（1000+）

ADS5240IPAPT，工作温度：-40 to 85，封装：HTQFP (PAP)-64，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS5240IPAPT的批量USD价格：39.483（1000+）

ADS5240 IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

ADC-HARMONIC-CALC — 模数转换器 (ADC) 谐波计算器

ADC 谐波计算工具是基于 excel 的计算器，用于确定当模数转换器中出现奈奎斯特混叠后高次谐波的频率空间的位置。

如果给定 ADC 采样速率和有用信号的范围，该计算器可以确定第 2 至第 9 谐波是否会返送到有用信号的频带中。图表以图形方式显示了在出现奈奎斯特混叠后基本信号以及第 2 至第 9 谐波的位置。

JITTER-SNR-CALC — 用于 ADC 的抖动和 SNR 计算器

JITTER-SNR-CALC 可用于根据输入频率和时钟抖动来计算 ADC 的理论信噪比 (SNR) 性能。