ADS6125/ADS6124/ADS6123/ADS6122 (ADS612X) is a family of 12-bit A/D converters with sampling frequencies up to 125 MSPS. It combines high performance and low power consumption in a compact 32 QFN package. Using an internal high bandwidth sample and hold and a low jitter clock buffer helps to achieve high SNR and high SFDR even at high input frequencies.

It features coarse and fine gain options that are used to improve SFDR performance at lower full-scale analog input ranges.

The digital data outputs are either parallel CMOS or DDR LVDS (Double Data Rate). Several features exist to ease data capture such as — controls for output clock position and output buffer drive strength, and LVDS current and internal termination programmability.

The output interface type, gain, and other functions are programmed using a 3-wire serial interface. Alternatively, some of these functions are configured using dedicated parallel pins so that the device comes up in the desired state after power-up.

ADS612X includes internal references, while eliminating the traditional reference pins and associated external decoupling. External reference mode is also supported.

The devices are specified over the industrial temperature range (-40°C to 85°C).

• Maximum Sample Rate: 125 MSPS
• 12-Bit Resolution with No Missing Codes
• 3.5 dB Coarse Gain and up to 6 dB Programmable Fine Gain for SNR/SFDR Trade-Off
• Parallel CMOS and Double Data Rate (DDR) LVDS Output Options
• Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Clock Amplitude Down to 400 mVPP
• Clock Duty Cycle Stabilizer
• Internal Reference with Support for External Reference
• No External Decoupling Required for References
• Programmable Output Clock Position and Drive Strength to Ease Data Capture
• 3.3 V Analog and 1.8 V to 3.3 V Digital Supply
• 32-QFN Package (5 mm × 5 mm)
• Pin Compatible 12-Bit Family (ADS612X)
• APPLICATIONS
  • Wireless Communications Infrastructure
  • Software Defined Radio
  • Power Amplifier Linearization
  • 802.16d/e
  • Test and Measurement Instrumentation
  • High Definition Video
  • Medical Imaging
  • Radar Systems

• Sample rate (Max) (MSPS)
• 80
• Resolution (Bits)
• 12
• Number of input channels
• 1
• Interface type
• DDR LVDS, Parallel CMOS
• Analog input BW (MHz)
• 500
• Features
• Low Power
• Rating
• Catalog
• Input range (Vp-p)
• 2
• Power consumption (Typ) (mW)
• 318
• Architecture
• Pipeline
• SNR (dB)
• 71.8
• ENOB (Bits)
• 11.55
• SFDR (dB)
• 93
• Operating temperature range (C)
• -40 to 85
• Input buffer
• No

ADS6123的完整型号有：ADS6123IRHBT，以下是这些产品的关键参数及官网采购报价：

ADS6123IRHBT，工作温度：-40 to 85，封装：VQFN (RHB)-32，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS6123IRHBT的批量USD价格：19.505（1000+）

DATACONVERTERPRO-SW — High Speed Data Converter Pro 软件

此高速数据转换器专业 GUI 是一款 PC 程序（兼容 Windows XP/7/10），旨在帮助评估大多数 TI 高速数据转换器和模拟前端 (AFE) 平台。DATACONVERTERPRO-SW 支持整个 TSW14xxx 系列的数据采集和模式生成卡，为分析时域和频域中的数据转换器提供了快速强大的解决方案以及单音调、多音调和调制信号支持。此 GUI 还兼容用于快速合成单音调、多音调和调制信号的 TI 模式生成 GUI。

用户可以为 DATACONVERTERPRO-SW 提供定制模式，以加载到 TI 数模转换器 (DAC)。支持从模数转换器 (ADC) 采集内导出 CSV (...)

ADS61xx IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

ADC-HARMONIC-CALC — 模数转换器 (ADC) 谐波计算器

ADC 谐波计算工具是基于 excel 的计算器，用于确定当模数转换器中出现奈奎斯特混叠后高次谐波的频率空间的位置。

如果给定 ADC 采样速率和有用信号的范围，该计算器可以确定第 2 至第 9 谐波是否会返送到有用信号的频带中。图表以图形方式显示了在出现奈奎斯特混叠后基本信号以及第 2 至第 9 谐波的位置。