ADS62C15 is a dual channel 11-bit A/D converter with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges.

ADS62C15 uses proprietary technology that can be used to overcome SNR limitation due to quantization noise (for bandwidths less than Nyquist, Fs/2). It includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.

Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62C15 includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. The device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

• Maximum Sample Rate: 125 MSPS
• 11-Bit Resolution With No Missing Codes
• 82 dBc SFDR at Fin = 117 MHz
• 67 dBFS SNR at Fin = 117 MHz
• 77.5 dBFS SNR at Fin = 117 MHz, 20MHz bandwidth using technology
• 92 dB Crosstalk
• Parallel CMOS and DDR LVDS Output Options
• 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off
• Digital Processing Block With:
  • Offset Correction
  • Fine Gain Correction, in Steps of 0.05 dB
  • Decimation by 2/4/8
  • Built-in and Custom Programmable 24-Tap Low/High/ Band Pass Filters
• Supports Sine, LVPECL, LVDS and LVCMOS Clocks and Amplitude Down to 400 mVPP
• Clock Duty Cycle Stabilizer
• Internal Reference; Also Supports External Reference
• 64-QFN Package (9mm × 9mm)

• Sample rate (Max) (MSPS)
• 125
• Resolution (Bits)
• 11
• Number of input channels
• 2
• Interface type
• Serial LVDS
• Analog input BW (MHz)
• 450
• Features
• High Performance
• Rating
• Catalog
• Input range (Vp-p)
• 2
• Power consumption (Typ) (mW)
• 740
• Architecture
• Pipeline
• SNR (dB)
• 67.2
• ENOB (Bits)
• 10.8
• SFDR (dB)
• 89
• Operating temperature range (C)
• -40 to 85
• Input buffer
• No

ADS62C15的完整型号有：ADS62C15IRGCR、ADS62C15IRGCT，以下是这些产品的关键参数及官网采购报价：

ADS62C15IRGCR，工作温度：-40 to 85，封装：VQFN (RGC)-64，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS62C15IRGCR的批量USD价格：41.421（1000+）

ADS62C15IRGCT，工作温度：-40 to 85，封装：VQFN (RGC)-64，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS62C15IRGCT的批量USD价格：43.421（1000+）

HSADC-SPI-UTILITY — 高速 ADC SPI 编程工具

此高速数据转换器专业 GUI 是一款 PC 程序（兼容 Windows XP/7/10），旨在帮助评估大多数 TI 高速数据转换器和模拟前端 (AFE) 平台。DATACONVERTERPRO-SW 支持整个 TSW14xxx 系列的数据采集和模式生成卡，为分析时域和频域中的数据转换器提供了快速强大的解决方案以及单音调、多音调和调制信号支持。此 GUI 还兼容用于快速合成单音调、多音调和调制信号的 TI 模式生成 GUI。

用户可以为 DATACONVERTERPRO-SW 提供定制模式，以加载到 TI 数模转换器 (DAC)。支持从模数转换器 (ADC) 采集内导出 CSV (...)

TIGAR Support Files

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)