The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of high performance 14-bit 125/105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1dB steps up to 6dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1Gbps easing receiver design. The ADS644X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 14-bit data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

The ADS644X has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range (–40°C to 85°C).

• Maximum Sample Rate: 125 MSPS
• 14-Bit Resolution with No Missing Codes
• Simultaneous Sample and Hold
• 3.5dB Coarse Gain and up to 6dB Programmable Fine Gain for SFDR/SNR Trade-Off
• Serialized LVDS Outputs with Programmable Internal Termination Option
• Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mVPP
• Internal Reference with External Reference Support
• No External Decoupling Required for References
• 3.3-V Analog and Digital Supply
• 64 QFN Package (9 mm × 9 mm)
• Pin Compatible 12-Bit Family (ADS642X - SLAS532A)
• Feature Compatible Dual Channel Family (ADS624X - SLAS542A, ADS644X - SLAS543A)
• APPLICATIONS
  • Base-Station IF Receivers
  • Diversity Receivers
  • Medical Imaging
  • Test Equipment

• Sample rate (Max) (MSPS)
• 105
• Resolution (Bits)
• 14
• Number of input channels
• 4
• Interface type
• Serial LVDS
• Analog input BW (MHz)
• 500
• Features
• High Performance
• Rating
• Catalog
• Input range (Vp-p)
• 2
• Power consumption (Typ) (mW)
• 1350
• Architecture
• Pipeline
• SNR (dB)
• 73.8
• ENOB (Bits)
• 11.7
• SFDR (dB)
• 91
• Operating temperature range (C)
• -40 to 85
• Input buffer
• No

ADS6444的完整型号有：ADS6444IRGCT，以下是这些产品的关键参数及官网采购报价：

ADS6444IRGCT，工作温度：-40 to 85，封装：VQFN (RGC)-64，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网ADS6444IRGCT的批量USD价格：107.351（1000+）

DATACONVERTERPRO-SW — High Speed Data Converter Pro 软件

此高速数据转换器专业 GUI 是一款 PC 程序（兼容 Windows XP/7/10），旨在帮助评估大多数 TI 高速数据转换器和模拟前端 (AFE) 平台。DATACONVERTERPRO-SW 支持整个 TSW14xxx 系列的数据采集和模式生成卡，为分析时域和频域中的数据转换器提供了快速强大的解决方案以及单音调、多音调和调制信号支持。此 GUI 还兼容用于快速合成单音调、多音调和调制信号的 TI 模式生成 GUI。

用户可以为 DATACONVERTERPRO-SW 提供定制模式，以加载到 TI 数模转换器 (DAC)。支持从模数转换器 (ADC) 采集内导出 CSV (...)

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

JITTER-SNR-CALC — 用于 ADC 的抖动和 SNR 计算器

JITTER-SNR-CALC 可用于根据输入频率和时钟抖动来计算 ADC 的理论信噪比 (SNR) 性能。