TI代理,常备极具竞争力的充足现货
TI哪些型号被关注? TI热门产品型号
CD4031B的基本参数
  • 制造厂商:TI
  • 产品类别:逻辑和电压转换
  • 技术类目:触发器、锁存器和寄存器 - 移位寄存器
  • 功能描述:CMOS 64 级静态移位寄存器
  • 点击这里打开及下载CD4031B的技术文档资料
  • TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
快速报价,在行业拥有较高的知名度及影响力
CD4031B的产品详情:

CD4031B is a static shift register that contains 64 D-type, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CONTROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4031B的优势和特性:
  • Fully static operation: DC to 12 MHz typ. @ VDD - VSS = 15 V
  • Standard TTL drive capability on Q output
  • Recirculation capability
  • Three cascading modes:
    • Direct clocking for high-speed operation
    • Delayed clocking for reduced clock drive requirements
    • Additional 1/2 stage for slow clocks
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 μA at 18 V over full package-temperature range; 100nA at 18 V and 25°C
  • Noise margin (over full package-temperature range): 1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
  • Applications:
    • Serial shift register
    • Time delay circuits

CD4031B的参数(英文):
  • Configuration
  • Universal
  • Bits (#)
  • 64
  • Technology Family
  • CD4000
  • Supply voltage (Min) (V)
  • 3
  • Supply voltage (Max) (V)
  • 18
  • Input type
  • Standard CMOS
  • Output type
  • Push-Pull
  • Clock Frequency (MHz)
  • 8.5
  • IOL (Max) (mA)
  • 4.2
  • IOH (Max) (mA)
  • -4.2
  • ICC (Max) (uA)
  • 3000
  • Features
  • Balanced outputs, Standard speed (tpd > 50ns), Positive input clamp diode
CD4031B具体的完整产品型号参数及价格(美元):

CD4031B的完整型号有:CD4031BE、CD4031BPW、CD4031BPWR,以下是这些产品的关键参数及官网采购报价:

CD4031BE,工作温度:-55 to 125,封装:PDIP (N)-16,包装数量MPQ:25个,MSL 等级/回流焊峰值温度:N/A for Pkg Type,引脚镀层/焊球材料:NIPDAU,TI官网CD4031BE的批量USD价格:.481(1000+)

CD4031BPW,工作温度:-55 to 125,封装:TSSOP (PW)-16,包装数量MPQ:90个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网CD4031BPW的批量USD价格:.501(1000+)

CD4031BPWR,工作温度:-55 to 125,封装:TSSOP (PW)-16,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网CD4031BPWR的批量USD价格:.424(1000+)

轻松满足您的TI芯片采购需求
CD4031B的评估套件:

14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM

该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。

TI代理|TI中国代理 - 国内领先的TI芯片采购平台
丰富的可销售TI代理库存,专业的销售团队可随时响应您的紧急需求,目标成为有价值的TI代理