The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each of the decoded outputs normally is low and sequentially goes high on the low-to-high transition clock period of the ten-clock-period cycle. The carry (TC) output transitions low to high after output 9 goes from high to low, and can be used in conjunction with the clock enable (CE) input to cascade several stages. CE disables counting when in the high state. A master reset (MR) input also is provided that, when taken high, sets all the decoded outputs, except output 0, to low.

The device can drive up to ten low-power Schottky equivalent loads.

• Qualified for Automotive Applications
• Fully Static Operation
• Buffered Inputs
• Common Reset
• Positive Edge Clocking
• Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25°C
• Fanout (Over Temperature Range)
  • Standard Outputs . . . 10 LSTTL Loads
  • Bus Driver Outputs . . . 15 LSTTL Loads
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• VCC Voltage = 2 V to 6 V
• High Noise Immunity NIL or NIH = 30% of VCC, VCC = 5 V

• Function
• Counter
• Bits (#)
• 10
• Technology Family
• HC
• Supply voltage (Min) (V)
• 2
• Supply voltage (Max) (V)
• 6
• Input type
• Standard CMOS
• Output type
• Push-Pull
• Features
• Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode

CD74HC4017-Q1的完整型号有：CD74HC4017QPWRG4Q1，以下是这些产品的关键参数及官网采购报价：

CD74HC4017QPWRG4Q1，工作温度：-40 to 125，封装：TSSOP (PW)-16，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CD74HC4017QPWRG4Q1的批量USD价格：.237（1000+）

14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM

该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。

PMP31073 — 1.44kW 六相交错升压转换器参考设计

此参考设计展示了由 LM5122-Q1 控制的交错升压转换器，其工作电压范围为 9.0V 至 16.0V，输出电压为 24.0V，最大负载电流为 60.0A（每相 10.0A）。