- 制造厂商:TI
- 产品类别:时钟和计时
- 技术类目:时钟发生器
- 功能描述:具有 2.5V 或 3.3V LVCMOS 输出的 AEC-Q100 可编程 4-PLL VCXO 时钟合成器
- 点击这里打开及下载CDCE949-Q1的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
The CDCE949 is a modular PLL-based low-cost high-performance programmable clock synthesizer, multiplier, and divider. It generates up to 9 output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to four independent configurable PLLs.
The CDCE949 has separate output supply pins, VDDOUT, of 2.5 V to 3.3 V.
The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable, allowing synchronization of the output frequency to an external control signal, that is, a PWM signal.
The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth™, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency, such as 27 MHz.
All PLLs support SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking. This is a common technique to reduce electro-magnetic interference (EMI).
Based on the PLL frequency and the divider settings, the internal loop-filter components are automatically adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.
The device supports non-volatile EEPROM programming for easy customization of the device to the application. It is preset to a factory-default configuration (see the Default device Configuration section). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.
Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for the output-disable function.
The CDCE949 operates in a 1.8 V environment. It operates within a temprateure range of –40°C to 125°C.
- Qualified for Automotive Applications
- Member of Programmable Clock Generator Family
- CDCE913/CDCEL913: 1 PLLs, 3 Outputs
- CDCE925/CDCEL925: 2 PLLs, 5 Outputs
- CDCE937/CDCEL937: 3 PLLs, 7 Outputs
- CDCE949: 4 PLLs, 9 Outputs
- In-System Programmability and EEPROM
- Serial Programmable Volatile Register
- Non-Volatile EEPROM to Store Customer Settings
- Highly Flexible Clock Driver
- Three User-Definable Control Inputs [S0/S1/S2]; e.g,. SSC-Selection, Frequency Switching, Output Enable or Power Down
- Generates Highly-Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Generates Common Clock Frequencies Used with TI DaVinci?, OMAP?, DSPs
- BlueTooth?, WLAN, Ethernet and GPS
- Programmable SSC Modulation
- Enables 0-PPM Clock Generation
- Selectable Output Frequency up to 230MHz
- Flexible Input Clocking Concept
- External Crystal: 8 to 32 MHz
- On-Chip VCXO: Pull-Range ±150 ppm
- Single-Ended LVCMOS up to 160MHz
- Low-Noise PLL Core
- Integrated PLL Loop Filter Components
- Very Low Period Jitter (typ 60 ps)
- Separate Output Supply Pins
- 3.3 V and 2.5 V
- 1.8 V Device Power Supply
- Latch-Up Performace Meets 100 mAPer JESD 78, Class I
- Wide Temperature Range –40°C to 125°C
- Packaged in TSSOP
- Development and Programming Kit for Ease PLL Design and Programming (TI-Pro Clock)
- APPLICATIONS
- D-TV, HD-TV, STB, IP-STB, DVD-Player, DVD-Recorder, Printer
- General Purpose Frequency Synthesizing
- Function
- Clock generator, Spread-spectrum clock generator
- Number of outputs
- 9
- Output frequency (Max) (MHz)
- 230
- Core supply voltage (V)
- 1.8
- Output supply voltage (V)
- 2.5, 3.3
- Input type
- XTAL, LVCMOS
- Output type
- LVCMOS
- Operating temperature range (C)
- -40 to 125
- Features
- I2C, Integrated EEPROM, Pin programmable, Spread-spectrum clocking (SSC)
- Rating
- Automotive
CDCE949-Q1的完整型号有:CDCE949QPWRQ1,以下是这些产品的关键参数及官网采购报价:
CDCE949QPWRQ1,工作温度:-40 to 125,封装:TSSOP (PW)-24,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网CDCE949QPWRQ1的批量USD价格:2.523(1000+)
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
CLOCK-TREE-ARCHITECT — 时钟树架构编程软件
时钟树架构是一款时钟树综合工具,可根据您的系统要求生成时钟树解决方案,从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据,然后生成系统级多芯片时钟解决方案。