The CDCE913-Q1 and CDCEL913-Q1 devices are modular, phase-locked loop (PLL) based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx913-Q1 for their own specifications.

The CDCEx913-Q1 generates up to three output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS as these platforms are evolving into smaller and more cost effective systems.

Furthermore, each output can be programmed in-system for any clock frequency up to 230 MHz through the integrated, configurable PLL. The PLL also supports spread-spectrum clocking (SSC) with programmable down and center spread. This provides better electromagnetic interference (EMI) performance to enable customers to pass industry standards such as CISPR-25.

Customization of frequency programming and SSC are accessed using three, user-defined control pins. This eliminates the need to use an additional interface to control the clock. Specific power-up and power-down sequences can also be defined to the user’s needs.

For all available packages, see the orderable addendum at the end of the data sheet.

• Qualified for Automotive Applications
• AEC-Q100 Qualified With the Following Results:
  • Device Temperature Grades
    • Grade 1 For CDCE913-Q1: –40°C to +125°C Ambient Operating Temperature
    • Grade 3 For CDCEL913-Q1: –40°C to +85°C Ambient Operating Temperature
  • Device HBM ESD Classification Level H2
  • Device CDM ESD Classification Level C6
• In-System Programmability and EEPROM
  • Serial Programmable Volatile Register
  • Nonvolatile EEPROM to Store Customer Settings
• Flexible Input Clocking Concept
  • External Crystal: 8 MHz to 32 MHz
  • On-Chip VCXO: Pull Range ±150 ppm
  • Single-Ended LVCMOS up to 160 MHz
• Free Selectable Output Frequency up to 230??MHz
• Low-Noise PLL Core
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typical 50 ps)
• Separate Output Supply Pins
  • CDCE913-Q1: 3.3 V and 2.5 V
  • CDCEL913-Q1: 1.8 V
• Flexible Clock Driver
  • Three User-Definable Control Inputs [S0, S1, S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
  • Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth, WLAN, Ethernet, and GPS
  • Generates Common Clock Frequencies Used With TI-DaVinci, OMAP, DSPs
  • Programmable SSC Modulation
  • Enables 0-PPM Clock Generation
• 1.8-V Device Power Supply
• Packaged in TSSOP
• Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock)

All trademarks are the property of their respective owners.

• Function
• Clock generator, Spread-spectrum clock generator
• Number of outputs
• 3
• Output frequency (Max) (MHz)
• 230
• Core supply voltage (V)
• 1.8
• Output supply voltage (V)
• 1.8
• Input type
• XTAL, LVCMOS
• Output type
• LVCMOS
• Operating temperature range (C)
• -40 to 85
• Features
• Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC), I2C
• Rating
• Automotive

CDCEL913-Q1的完整型号有：CDCEL913IPWRQ1，以下是这些产品的关键参数及官网采购报价：

CDCEL913IPWRQ1，工作温度：-40 to 85，封装：TSSOP (PW)-14，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCEL913IPWRQ1的批量USD价格：1.718（1000+）

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

CLOCK-TREE-ARCHITECT — 时钟树架构编程软件

时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。