The CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency: F_OUT = F_IN/P, where: P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80.

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in Pin Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (η) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (η) is the same as the post-divide ratio. The phase adjustment step (ΔΦ) in time units is given as: ΔΦ = 1/(n × F_OUT), where F_OUT is the respective output frequency.

The device operates in a 1.8-V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810 is available in a 48-pin VQFN (RGZ) package.

• Single 1.8-V Supply
• High-Performance Clock Distributor with 10 Outputs
• Low Input-to-Output Additive Jitter: as Low as 10fs RMS
• Output Group Phase Adjustment
• Low-Voltage Differential Signaling (LVDS) Input, 100-Ω Differential On-Chip Termination, up to 650 MHz Frequency
• Differential Current Mode Logic (CML) Outputs, 50-Ω Single-Ended On-Chip Termination, up to 650 MHz Frequency
• Two Groups of Five Outputs Each with Independent Frequency Division Ratios
• Output Frequency Derived with Divide Ratios of 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, and 80
• Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
• Power Consumption: 410 mW Typical
• Output Enable Control for Each Output and Automatic Output Synchronization
• SDA/SCL Device Management Interface
• 48-pin VQFN (RGZ) Package
• Industrial Temperature Range: –40°C to +85°C

• Function
• Differential
• Additive RMS jitter (Typ) (fs)
• 40
• Output frequency (Max) (MHz)
• 650
• Number of outputs
• 10
• Output supply voltage (V)
• 1.8
• Core supply voltage (V)
• 1.8
• Output skew (ps)
• 64
• Features
• I2C interface
• Operating temperature range (C)
• -40 to 85
• Rating
• Catalog
• Output type
• CML
• Input type
• LVDS

CDCL1810的完整型号有：CDCL1810RGZR、CDCL1810RGZT，以下是这些产品的关键参数及官网采购报价：

CDCL1810RGZR，工作温度：-40 to 85，封装：VQFN (RGZ)-48，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网CDCL1810RGZR的批量USD价格：4.351（1000+）

CDCL1810RGZT，工作温度：-40 to 85，封装：VQFN (RGZ)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网CDCL1810RGZT的批量USD价格：5.142（1000+）

CDCL1810 IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)