- 制造厂商：TI
- 产品类别：时钟和计时
- 技术类目：时钟缓冲器
- 功能描述：具有可选输入的 1:10 LVPECL 缓冲器
- 点击这里打开及下载CDCLVP111的技术文档资料
- TI代理渠道，提供当日发货、严格的质量标准，满足您的目标价格
The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω.
The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLK0 and bypassed to GND through a 10-nF capacitor.
However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.
The CDCLVP111 device is characterized for operation from –40°C to 85°C.
- Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL and LVPECL
- Supports a Wide Supply Voltage Range from 2.375 V to 3.8 V
- Selectable Clock Input Through CLK_SEL
- Low-Output Skew (Typical 15 ps) for Clock- Distribution Applications
- Additive Jitter Less Than 1 ps
- Propagation Delay Less Than 350 ps
- Open Input Default State
- LVDS, CML, SSTL Input Compatible
- VBB Reference Voltage Output for Single-Ended Clocking
- Available in a 32-Pin LQFP and QFN Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With MC100 Series EP111, ES6111, LVEP111, PTN1111
- APPLICATIONS
- Designed for Driving 50-Ω Transmission Lines
- High Performance Clock Distribution
All other trademarks are the property of their respective owners
- Function
- Differential
- Additive RMS jitter (Typ) (fs)
- 40
- Output frequency (Max) (MHz)
- 3500
- Number of outputs
- 10
- Output supply voltage (V)
- 2.5, 3.3
- Core supply voltage (V)
- 2.5, 3.3
- Output skew (ps)
- 30
- Features
- 1:10 fanout
- Operating temperature range (C)
- -40 to 85
- Rating
- Catalog
- Output type
- LVPECL
- Input type
- CML, LVDS, LVPECL, SSTL
CDCLVP111的完整型号有：CDCLVP111RHBR、CDCLVP111RHBT、CDCLVP111VF、CDCLVP111VFR，以下是这些产品的关键参数及官网采购报价：
CDCLVP111RHBR，工作温度：-40 to 85，封装：VQFN (RHB)-32，包装数量MPQ：3000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网CDCLVP111RHBR的批量USD价格：3.675（1000+）
CDCLVP111RHBT，工作温度：-40 to 85，封装：VQFN (RHB)-32，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网CDCLVP111RHBT的批量USD价格：4.41（1000+）
CDCLVP111VF，工作温度：-40 to 85，封装：LQFP (VF)-32，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCLVP111VF的批量USD价格：4.41（1000+）
CDCLVP111VFR，工作温度：-40 to 85，封装：LQFP (VF)-32，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCLVP111VFR的批量USD价格：3.675（1000+）
CDCLVP111 IBIS Model Version 2.0 (Rev. B)
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
CLOCK-TREE-ARCHITECT — 时钟树架构编程软件
时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。
