The CDCLVP1212 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1212 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control terminal. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP1212 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. The CDCLVP1212 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP1212 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (V_{AC_REF}) should be applied to the unused negative input terminal. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP1212 is packaged in a small 40-terminal, 6-mm × 6-mm QFN package and is characterized for operation from –40°C to 85°C.

• 2:12 Differential Buffer
• Selectable Clock Inputs Through Control Terminal
• Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL
• 12 LVPECL Outputs
• Maximum Clock Frequency: 2 GHz
• Maximum Core Current Consumption: 88 mA
• Very Low Additive Jitter: <100 fs, rms in 10-kHz to 20-MHz Offset Range:
  • 57 fs, rms (typ) @ 122.88 MHz
  • 48 fs, rms (typ) @ 156.25 MHz
  • 30 fs, rms (typ) @ 312.5 MHz
• 2.375-V to 3.6-V Device Power Supply
• Maximum Propagation Delay: 550 ps
• Maximum Output Skew: 25 ps
• LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
• Industrial Temperature Range: –40°C to 85°C
• ESD Protection Exceeds 2 kV (HBM)
• Supports 105°C PCB Temperature (Measured with a Thermal Pad)
• Available in 6-mm × 6-mm QFN-40 (RHA) Package

• Function
• Differential
• Additive RMS jitter (Typ) (fs)
• 57
• Output frequency (Max) (MHz)
• 2000
• Number of outputs
• 12
• Output supply voltage (V)
• 2.5, 3.3
• Core supply voltage (V)
• 2.5, 3.3
• Output skew (ps)
• 25
• Features
• 2:12 fanout
• Operating temperature range (C)
• -40 to 85
• Rating
• Catalog
• Output type
• LVPECL
• Input type
• LVCMOS, LVDS, LVPECL

CDCLVP1212的完整型号有：CDCLVP1212RHAR、CDCLVP1212RHAT，以下是这些产品的关键参数及官网采购报价：

CDCLVP1212RHAR，工作温度：-40 to 85，封装：VQFN (RHA)-40，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAUAG，TI官网CDCLVP1212RHAR的批量USD价格：6.858（1000+）

CDCLVP1212RHAT，工作温度：-40 to 85，封装：VQFN (RHA)-40，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAUAG，TI官网CDCLVP1212RHAT的批量USD价格：8.23（1000+）

CDCLVPxxxx IBIS Model (Rev. B)

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

CLOCK-TREE-ARCHITECT — 时钟树架构编程软件

时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。