- 制造厂商：TI
- 产品类别：时钟和计时
- 技术类目：时钟缓冲器
- 功能描述：低抖动双路 1:8 通用至 LVPECL 缓冲器
- 点击这里打开及下载CDCLVP2108的技术文档资料
- TI代理渠道，提供当日发货、严格的质量标准，满足您的目标价格
The CDCLVP2108 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2108 clock buffer distributes two clock inputs (IN0, IN1) to 16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2108 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) must be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2108 is characterized for operation from –40°C to +85°C and is available in a 7-mm × 7-mm, VQFN-48 package.
- Dual 1:8 Differential Buffer
- Two Clock Inputs
- Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL
- 16 LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 115 mA
- Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 550 ps
- Maximum Within Bank Output Skew: 25 ps
- LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
- Industrial Temperature Range: –l40°C to +85°C
- Supports 105°C PCB Temperature (Measured with a Thermal Pad)
- Available in 7-mm × 7-mm, 48-Pin VQFN (RGZ) Package
- ESD Protection Exceeds 2000 V (HBM)
- Function
- Differential
- Additive RMS jitter (Typ) (fs)
- 124
- Output frequency (Max) (MHz)
- 2000
- Number of outputs
- 16
- Output supply voltage (V)
- 2.5, 3.3
- Core supply voltage (V)
- 2.5, 3.3
- Output skew (ps)
- 25
- Features
- 2:16 fanout
- Operating temperature range (C)
- -40 to 85
- Rating
- Catalog
- Output type
- LVPECL
- Input type
- LVCMOS, LVDS, LVPECL
CDCLVP2108的完整型号有：CDCLVP2108RGZR、CDCLVP2108RGZT，以下是这些产品的关键参数及官网采购报价：
CDCLVP2108RGZR，工作温度：-40 to 85，封装：VQFN (RGZ)-48，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAUAG，TI官网CDCLVP2108RGZR的批量USD价格：8.64（1000+）
CDCLVP2108RGZT，工作温度：-40 to 85，封装：VQFN (RGZ)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAUAG，TI官网CDCLVP2108RGZT的批量USD价格：10.368（1000+）
CDCLVP2108EVM — 适用于 CDCLVP2108 低附加相位噪声时钟缓冲器的评估模块
CDCLVP2108EVM 是用于 CDCLVP2108 的评估模块。CDCLVP2108 是一款多用途、低附加抖动缓冲器，集成了具有可选 LVPECL、LVDS 或 LVCMOS 输入的双通道 1:8 LVPECL。它的最大时钟频率高达 2GHz。低于 0.1ps 的总附加抖动、10kHz 至 20MHz 的 RMS 范围以及低至 30ps 的总输出偏移使该器件成为众多苛刻应用的理想选择。
CDCLVPxxxx IBIS Model (Rev. B)
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
CLOCK-TREE-ARCHITECT — 时钟树架构编程软件
时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。
