The CDCM7005-SP is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O as VC(X)O_IN / PRI_REF = (N × P) / M or VC(X)O_IN / SEC_REF = (N × P) / M.

VC(X)O_IN clock operates up to 2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.

The CDCM7005-SP can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005-SP are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The LVCMOS outputs are arranged in pairs (Y0A:Y0B, Y1A:Y1B, Ω), so that each pair has the same frequency. But each output can be separately inverted and disabled. The built in synchronization latches ensure that all outputs are synchronized for low output skew.

All device settings, like outputs signaling, divider value, input selection, and many more, are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.

The device operates in a 3.3-V environment and is characterized for operation from –55°C to 125°C (T_case).

• High Performance LVPECL and LVCMOS PLL Clock Synchronizer
• Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection
• Accepts LVCMOS Input Frequencies Up to 200 MHz
• VCXO_IN Clock is Synchronized to One of the Two Reference Clocks
• VCXO_IN Frequencies Up to 2 GHz (LVPECL)
• Outputs can be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or Up to 10 LVCMOS Outputs)
• Output Frequency is Selectable by x1, /2, /3, /4, /6, /8, /16 on Each Output Individually
• Efficient Jitter Cleaning from Low PLL Loop Bandwidth
• Low Phase Noise PLL Core
• Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)
• Wide Charge Pump Current Range From 200 μA to 3 mA
• Analog and Digital PLL Lock Indication
• Provides VBB Bias Voltage Output for Single- Ended Input Signals (VCXO_IN)
• Frequency Hold Over Mode Improves Fail-Safe Operation
• Power-Up Control Forces LVPECL Outputs to Tri- State at VCC < 1.5 V
• SPI Controllable Device Setting
• 3.3-V Power Supply
• High-Performance 52 Pin Ceramic Quad Flat Pack (HFG)
• Rad-Tolerant : 50 kRad (Si) TID
• QML-V Qualified, SMD 5962-07230
• Military Temperature Range: –55°C to 125°C Tcase
• Engineering Evaluation (/EM) Samples are Available(1)

• Function
• Single-loop PLL
• Number of outputs
• 5
• Output frequency (Min) (MHz)
• 0
• Output frequency (Max) (MHz)
• 1500
• Input type
• LVCMOS (REF_CLK), LVPECL (VCXO_CLK)
• Output type
• LVCMOS, LVPECL
• Supply voltage (Min) (V)
• 3
• Supply voltage (Max) (V)
• 3.6
• Features
• Programmable Delay
• Operating temperature range (C)
• -55 to 125

CDCM7005-SP的完整型号有：5962-0723001VXC、CDCM7005HFG/EM，以下是这些产品的关键参数及官网采购报价：

5962-0723001VXC，工作温度：-55 to 125，封装：CFP (HFG)-52，包装数量MPQ：1个，MSL 等级/回流焊峰值温度：N/A for Pkg Type，引脚镀层/焊球材料：Call TI，TI官网5962-0723001VXC的批量USD价格：2750.066（1000+）

CDCM7005HFG/EM，工作温度：0 to 0，封装：CFP (HFG)-52，包装数量MPQ：1个，MSL 等级/回流焊峰值温度：N/A for Pkg Type，引脚镀层/焊球材料：Call TI，TI官网CDCM7005HFG/EM的批量USD价格：908（1000+）

CDCM7005EVM-CVAL — CDCM7005-SP 评估模块

CDCM7005 是一款高性能、低相位噪声、低偏差的时钟同步器，可将板载电压控制晶体振荡器 (VC(X)O) 频率与外部参考时钟保持同步。该器件的运行频率高达 2 GHz。PLL 环路带宽和阻尼因数可进行调节以满足不同的系统需求，方法是选择外部 VC(X)O、环路滤波器组件、PFD 的频率以及电荷泵电流。五个差动 LVPECL 和五个 LVCMOS 对输出中的每一个均可通过串行外设接口 (SPI) 进行编程。该 SPI 可以单独控制频率和启用/禁用每个输出的状态。由于系统需要使用外部组件（例如，环路滤波器和 VC(X)O），因此该 EVM (...)

CDCM7005-SP EVM GUI

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

CLOCK-TREE-ARCHITECT — 时钟树架构编程软件

时钟树架构是一款时钟树综合工具，可根据您的系统要求生成时钟树解决方案，从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据，然后生成系统级多芯片时钟解决方案。