The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock inputpair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AV_DD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or V_DD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AV_DD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within the specified stabilization time.

The CDCU877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C.

• 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
• Spread Spectrum Clock Compatible
• Operating Frequency: 10 MHz to 400 MHz
• Low Current Consumption: <135 mA
• Low Jitter (Cycle-Cycle): ±30 ps
• Low Output Skew: 35 ps
• Low Period Jitter: ±20 ps
• Low Dynamic Phase Offset: ±15 ps
• Low Static Phase Offset: ±50 ps
• Distributes One Differential Clock Input to Ten Differential Outputs
• 52-Ball μBGA (MicroStar? Junior BGA, 0,65-mm pitch) and 40-Pin MLF
• External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to the Input Clocks
• Meets or Exceeds JESD82-8 PLL Standard for PC2-3200/4300
• Fail-Safe Inputs

MicroStar is a trademark of Texas Instruments.

• Function
• Memory interface
• Additive RMS jitter (Typ) (fs)
• 30
• Output frequency (Max) (MHz)
• 340
• Number of outputs
• 10
• Output supply voltage (V)
• 1.8
• Core supply voltage (V)
• 1.8
• Output skew (ps)
• 35
• Features
• DDR2 PLL
• Operating temperature range (C)
• -40 to 85
• Rating
• Catalog
• Output type
• LVCMOS
• Input type
• LVCMOS

CDCU877的完整型号有：CDCU877RHAR、CDCU877RHAT，以下是这些产品的关键参数及官网采购报价：

CDCU877RHAR，工作温度：-40 to 85，封装：VQFN (RHA)-40，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网CDCU877RHAR的批量USD价格：3.411（1000+）

CDCU877RHAT，工作温度：-40 to 85，封装：VQFN (RHA)-40，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网CDCU877RHAT的批量USD价格：4.031（1000+）

CDCU877 IBIS Model (Rev. A)

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)