The DS90C363B transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 170 Mbytes/sec. The DS90C363B transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF366) without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

• No special start-up sequence required between clock/data and /PD pins. Input signal (clock and data) can be applied either before or after the device is powered.
• Support Spread Spectrum Clocking up to 100kHz frequency modulation and deviations of ±2.5% center spread or ?5% down spread.
• "Input Clock Detection" feature will pull all LVDS pairs to logic low when input clock is missing and when /PD pin is logic high.
• 18 to 68 MHz shift clock support
• Best–in–Class Set & Hold Times on TxINPUTs
• Tx power consumption < 130 mW (typ) at 65MHz Grayscale
• 40% Less Power Dissipation than BiCMOS Alternatives
• Tx Power-down mode < 37μW (typ)
• Supports VGA, SVGA, XGA and Dual Pixel SXGA.
• Narrow bus reduces cable size and cost
• Up to 1.3 Gbps throughput
• Up to 170 Megabytes/sec bandwidth
• 345 mV (typ) swing LVDS devices for low EMI
• PLL requires no external components
• Compatible with TIA/EIA-644 LVDS standard
• Low profile 48-lead TSSOP package
• Improved replacement for:
  • SN75LVDS84, DS90C363A

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments. TRI-STATE is a trademark of Texas Instruments.

• Function
• Serializer
• Color depth (bpp)
• 18
• Input compatibility
• LVCMOS
• Pixel clock frequency (Max) (MHz)
• 68
• Output compatibility
• FPD-Link LVDS
• Features
• Low-EMI Point-to-Point Communication
• Operating temperature range (C)
• -10 to 70

DS90C363B的完整型号有：DS90C363BMT/NOPB、DS90C363BMTX/NOPB、DS90C363BMT，以下是这些产品的关键参数及官网采购报价：

DS90C363BMT/NOPB，工作温度：-10 to 70，封装：TSSOP (DGG)-48，包装数量MPQ：38个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：SN，TI官网DS90C363BMT/NOPB的批量USD价格：2.059（1000+）

DS90C363BMTX/NOPB，工作温度：-10 to 70，封装：TSSOP (DGG)-48，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：SN，TI官网DS90C363BMTX/NOPB的批量USD价格：1.716（1000+）

DS90C363BMT，工作温度：-10 to 70，封装：TSSOP (DGG)-48，包装数量MPQ：38个，MSL 等级/回流焊峰值温度：Level-2-235C-1 YEAR，引脚镀层/焊球材料：SNPB，TI官网DS90C363BMT的批量USD价格：2.917（1000+）

FLINK3V8BT-85 — 用于 FPD 链接系列串行器和解串器 LVDS 器件的评估套件

FPD-Link evaluation kit contains a Transmitter (Tx) board, a Receiver (Rx) board along with interfacing cables. This kit will demonstrate the chipsets interfacing from test equipment or a graphics controller using Low Voltage Differential Signaling (LVDS) to a receiver board.

The Transmitter board (...)

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表

需要 HSpice (...)