The DS90C383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CF384 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughputs is 227 Mbytes/sec. The transmitter is offered with programmable edge data strobes for convenient interface with a variety of graphics controllers. The transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge transmitter will inter-operate with a Falling edge receiver (DS90CF384) without any translation logic. The DS90CF384 is also offered in 64 ball, 0.8mm fine pitch ball grid array(FBGA) package which provides a 44 % reduction in PCB footprint (available Q3, 1999).

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

• 20 to 65 MHz shift clock support
• Programmable transmitter (DS90C383) strobe select (Rising or Falling edge strobe)
• Single 3.3V supply
• Chipset (Tx + Rx) power consumption < 250 mW (typ)
• Power-down mode (< 0.5 mW total)
• Single pixel per clock XGA (1024x768) ready
• Supports VGA, SVGA, XGA and higher addressability.
• Up to 227 Megabytes/sec bandwidth
• Up to 1.8 Gbps throughput
• Narrow bus reduces cable size and cost
• 290 mV swing LVDS devices for low EMI
• PLL requires no external components
• Low profile 56-lead TSSOP package.
• DS90CF384 also available in 64 ball, 0.8mm fine pitch ball grid array(FBGA) package
• Falling edge data strobe Receiver
• Compatible with TIA/EIA-644 LVDS standard
• ESD rating >7 kV
• Operating Temperature: –40°C to +85°C

• Function
• Deserializer
• Color depth (bpp)
• 24
• Input compatibility
• FPD-Link LVDS
• Pixel clock frequency (Max) (MHz)
• 65
• Output compatibility
• LVCMOS
• Features
• Low-EMI Point-to-Point Communication
• EMI reduction
• LVDS
• Operating temperature range (C)
• -40 to 85

DS90CF384的完整型号有：DS90CF384MTD/NOPB、DS90CF384MTDX/NOPB，以下是这些产品的关键参数及官网采购报价：

DS90CF384MTD/NOPB，工作温度：-40 to 85，封装：TSSOP (DGG)-56，包装数量MPQ：34个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：SN，TI官网DS90CF384MTD/NOPB的批量USD价格：2.64（1000+）

DS90CF384MTDX/NOPB，工作温度：-40 to 85，封装：TSSOP (DGG)-56，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：SN，TI官网DS90CF384MTDX/NOPB的批量USD价格：2.218（1000+）

FLINK3V8BT-85 — 用于 FPD 链接系列串行器和解串器 LVDS 器件的评估套件

FPD-Link evaluation kit contains a Transmitter (Tx) board, a Receiver (Rx) board along with interfacing cables. This kit will demonstrate the chipsets interfacing from test equipment or a graphics controller using Low Voltage Differential Signaling (LVDS) to a receiver board.

The Transmitter board (...)

DS90CF384 IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表

需要 HSpice (...)