OMAP3530 and OMAP3525 devices are based on the enhanced OMAP 3 architecture.

The OMAP 3 architecture is designed to provide best-in-class video, image, and graphics processing sufficient to support the following:

• Streaming video
• Video conferencing
• High-resolution still image

The device supports high-level operating systems (HLOSs), such as:

• Linux®
• Windows® CE
• Android™

This OMAP device includes state-of-the-art power-management techniques required for high-performance mobile products.

The following subsystems are part of the device:

• Microprocessor unit (MPU) subsystem based on the ARM Cortex-A8 microprocessor
• IVA2.2 subsystem with a C64x+ digital signal processor (DSP) core
• PowerVR SGX subsystem for 3D graphics acceleration to support display (OMAP3530 device only)
• Camera image signal processor (ISP) that supports multiple formats and interfacing options connected to a wide variety of image sensors
• Display subsystem with a wide variety of features for multiple concurrent image manipulation, and a programmable interface supporting a wide variety of displays. The display subsystem also supports NTSC and PAL video out.
• Level 3 (L3) and level 4 (L4) interconnects that provide high-bandwidth data transfers for multiple initiators to the internal and external memory controllers and to on-chip peripherals

The device also offers:

• A comprehensive power- and clock-management scheme that enables high-performance, low-power operation, and ultralow-power standby features. The device also supports SmartReflex adaptative voltage control. This power-management technique for automatic control of the operating voltage of a module reduces the active power consumption.
• Memory-stacking feature using the package-on-package (POP) implementation (CBB and CBC packages only)

OMAP3530 and OMAP3525 devices are available in a 515-pin s-PBGA package (CBB suffix), 515-pin s-PBGA package (CBC suffix), and a 423-pin s-PBGA package (CUS suffix). Some features of the CBB and CBC packages are not available in the CUS package. (See Table 1-1 for package differences).

This data manual presents the electrical and mechanical specifications for the OMAP3530 and OMAP3525 applications processors. The information in this data manual applies to both the commercial and extended temperature versions of the OMAP3530 and OMAP3525 applications processors unless otherwise indicated. This data manual consists of the following sections:

• Section 2: Terminal Description: assignment, electrical characteristics, multiplexing, and functional description
• Section 3: Electrical Characteristics: power domains, operating conditions, power consumption, and DC characteristics
• Section 4: Clock Specifications input and output clocks, DPLL and DLL
• Section 5: Video Dac Specifications
• Section 6: Timing Requirements and Switching Characteristics
• Section 7: Package Characteristics: thermal characteristics, device nomenclature, and mechanical data for available packaging

• OMAP3530 and OMAP3525 Devices:
  • OMAP? 3 Architecture
  • MPU Subsystem
    • Up to 720-MHz ARM? Cortex?-A8 Core
    • NEON? SIMD Coprocessor
  • High-Performance Image, Video, Audio (IVA2.2?) Accelerator Subsystem
    • Up to 520-MHz TMS320C64x+? DSP Core
    • Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
    • Video Hardware Accelerators
  • PowerVR? SGX? Graphics Accelerator (OMAP3530 Device Only)
    • Tile-Based Architecture Delivering up to 10 MPoly/sec
    • Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
    • Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
    • Fine-Grained Task Switching, Load Balancing, and Power Management
    • Programmable High-Quality Image Anti-Aliasing
  • Fully Software-Compatible with C64x and ARM9?
  • Commercial and Extended Temperature Grades
• Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+ DSP Core
  • Eight Highly Independent Functional Units
    • Six ALUs (32- and 40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle
    • Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle
  • Load-Store Architecture with Nonaligned Support
  • 64 32-Bit General-Purpose Registers
  • Instruction Packing Reduces Code Size
  • All Instructions Conditional
  • Additional C64x+ Enhancements
    • Protected Mode Operation
    • Exceptions Support for Error Detection and Program Redirection
    • Hardware Support for Modulo Loop Operation
• C64x+ L1 and L2 Memory Architecture
  • 32KB of L1P Program RAM and Cache (Direct Mapped)
  • 80KB of L1D Data RAM and Cache (2-Way Set-Associative)
  • 64KB of L2 Unified Mapped RAM and Cache (4-Way Set-Associative)
  • 32KB of L2 Shared SRAM and 16KB of L2 ROM
• C64x+ Instruction Set Features
  • Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
  • 8-Bit Overflow Protection
  • Bit Field Extract, Set, Clear
  • Normalization, Saturation, Bit-Counting
  • Compact 16-Bit Instructions
  • Additional Instructions to Support Complex Multiplies
• ARM Cortex-A8 Core
  • ARMv7 Architecture
    • TrustZone?
    • Thumb?-2
    • MMU Enhancements
  • In-Order, Dual-Issue, Superscalar Microprocessor Core
  • NEON Multimedia Architecture
  • Over 2x Performance of ARMv6 SIMD
  • Supports Both Integer and Floating-Point SIMD
  • Jazelle? RCT Execution Environment Architecture
  • Dynamic Branch Prediction with Branch Target Address Cache, Global History Buffer, and 8-Entry Return Stack
  • Embedded Trace Macrocell (ETM) Support for Noninvasive Debug
• ARM Cortex-A8 Memory Architecture:
  • 16-KB Instruction Cache (4-Way Set-Associative)
  • 16-KB Data Cache (4-Way Set-Associative)
  • 256-KB L2 Cache
• 112KB of ROM
• 64KB of Shared SRAM
• Endianess:
  • ARM Instructions – Little Endian
  • ARM Data – Configurable
  • DSP Instruction and Data - Little Endian
• External Memory Interfaces:
  • SDRAM Controller (SDRC)
    • 16- and 32-Bit Memory Controller with 1GB of Total Address Space
    • Interfaces to Low-Power Double Data Rate (LPDDR) SDRAM
    • SDRAM Memory Scheduler (SMS) and Rotation Engine
  • General Purpose Memory Controller (GPMC)
    • 16-Bit-Wide Multiplexed Address and Data Bus
    • Up to 8 Chip-Select Pins with 128-MB Address Space per Chip-Select Pin
    • Glueless Interface to NOR Flash, NAND Flash (with ECC Hamming Code Calculation), SRAM, and Pseudo-SRAM
    • Flexible Asynchronous Protocol Control for Interface to Custom Logic (FPGA, CPLD, ASICs, and so forth)
    • Nonmultiplexed Address and Data Mode (Limited 2-KB Address Space)
• System Direct Memory Access (sDMA) Controller (32 Logical Channels with Configurable Priority)
• Camera Image Signal Processor (ISP)
  • CCD and CMOS Imager Interface
  • Memory Data Input
  • BT.601 (8-Bit) and BT.656 (10-Bit) Digital YCbCr 4:2:2 Interface
  • Glueless Interface to Common Video Decoders
  • Resize Engine
    • Resize Images From 1/4x to 4x
    • Separate Horizontal and Vertical Control
• Display Subsystem
  • Parallel Digital Output
    • Up to 24-Bit RGB
    • HD Maximum Resolution
    • Supports Up to 2 LCD Panels
    • Support for Remote Frame Buffer Interface (RFBI) LCD Panels
  • 2 10-Bit Digital-to-Analog Converters (DACs) Supporting:
    • Composite NTSC and PAL Video
    • Luma and Chroma Separate Video (S-Video)
  • Rotation 90-, 180-, and 270-Degrees
  • Resize Images From 1/4x to 8x
  • Color Space Converter
  • 8-Bit Alpha Blending
• Serial Communication
  • 5 Multichannel Buffered Serial Ports (McBSPs)
    • 512-Byte Transmit and Receive Buffer (McBSP1, McBSP3, McBSP4, and McBSP5)
    • 5-KB Transmit and Receive Buffer (McBSP2)
    • SIDETONE Core Support (McBSP2 and McBSP3 Only) For Filter, Gain, and Mix Operations
    • Direct Interface to I2S and PCM Device and TDM Buses
    • 128-Channel Transmit and Receive Mode
  • Four Master or Slave Multichannel Serial Port Interface (McSPI) Ports
  • High-, Full-, and Low-Speed USB OTG Subsystem (12- and 8-Pin ULPI Interface)
  • High-, Full-, and Low-Speed Multiport USB Host Subsystem
    • 12- and 8-Pin ULPI Interface or 6-, 4-, and 3-Pin Serial Interface
    • Supports Transceiverless Link Logic (TLL)
  • One HDQ?/1-Wire? Interface
  • Three UARTs (One with Infrared Data Association [IrDA] and Consumer Infrared [CIR] Modes)
  • Three Master and Slave High-Speed Inter-Integrated Circuit (I2C) Controllers
• Removable Media Interfaces:
  • Three Multimedia Card (MMC)/Secure Digital (SD) with Secure Data I/O (SDIO)
• Comprehensive Power, Reset, and Clock Management
  • SmartReflex? Technology
  • Dynamic Voltage and Frequency Scaling (DVFS)
• Test Interfaces
  • IEEE 1149.1 (JTAG) Boundary-Scan Compatible
  • ETM Interface
  • Serial Data Transport Interface (SDTI)
• 12 32-Bit General-Purpose Timers
• 2 32-Bit Watchdog Timers
• 1 32-Bit 32-kHz Sync Timer
• Up to 188 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions)
• 65-nm CMOS Technologies
• Package-On-Package (POP) Implementation for Memory Stacking (Not Available in CUS Package)
• Discrete Memory Interface (Not Available in CBC Package)
• Packages:
  • 515-pin s-PBGA Package (CBB Suffix), .5-mm Ball Pitch (Top), .4-mm Ball Pitch (Bottom)
  • 515-pin s-PBGA Package (CBC Suffix), .65-mm Ball Pitch (Top), .5-mm Ball Pitch (Bottom)
  • 423-pin s-PBGA Package (CUS Suffix), .65-mm Ball Pitch
• 1.8-V I/O and 3.0-V (MMC1 Only), 0.985-V to 1.35-V Adaptive Processor Core Voltage 0.985-V to 1.35-V Adaptive Core Logic Voltage Note: These are default Operating Performance Point (OPP) voltages and could be optimized to lower values using SmartReflex AVS.

• Arm CPU
• 1 Arm Cortex-A8
• Arm MHz (Max.)
• 600
• Co-processor(s)
• C64x DSP
• CPU
• 32-bit
• Display type
• Parallel Digital Output, Up to 24-Bit RGB Compatible, 2 LCD, Support for Remote Frame Buffer
• Operating system
• Linux, RTOS
• Security
• Secure boot
• Rating
• Catalog
• Power supply solution
• TPS65950, TPS65921
• Operating temperature range (C)
• -40 to 105, 0 to 90

OMAP3525的完整型号有：OMAP3525ECBB、OMAP3525ECBBA、OMAP3525ECUS、OMAP3525ECUSA，以下是这些产品的关键参数及官网采购报价：

OMAP3525ECBB，工作温度：0 to 90，封装：POP-FCBGA (CBB)-515，包装数量MPQ：168个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SNAGCU，TI官网OMAP3525ECBB的批量USD价格：26.796（1000+）

OMAP3525ECBBA，工作温度：-40 to 105，封装：POP-FCBGA (CBB)-515，包装数量MPQ：168个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SNAGCU，TI官网OMAP3525ECBBA的批量USD价格：31.9（1000+）

OMAP3525ECUS，工作温度：0 to 90，封装：FCBGA (CUS)-423，包装数量MPQ：90个，MSL 等级/回流焊峰值温度：Level-4-260C-72 HR，引脚镀层/焊球材料：CU OSP，TI官网OMAP3525ECUS的批量USD价格：26.796（1000+）

OMAP3525ECUSA，工作温度：-40 to 105，封装：FCBGA (CUS)-423，包装数量MPQ：90个，MSL 等级/回流焊峰值温度：Level-4-260C-72 HR，引脚镀层/焊球材料：CU OSP，TI官网OMAP3525ECUSA的批量USD价格：31.9（1000+）

TMDSEMU200-U — Spectrum Digital XDS200 USB 仿真器

Spectrum Digital XDS200 是最新 XDS200 系列 TI 处理器调试探针（仿真器）的首个模型。XDS200 系列拥有超低成本 XDS100 与高性能 XDS560v2 之间的低成本与高性能的完美平衡。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS 调试探针均支持内核和系统跟踪。

Spectrum Digital XDS200 通过 TI 20 引脚连接器（带有适合 TI 14 引脚、TI 10 引脚和 ARM 20 引脚的多个适配器）连接到目标板，而通过 USB2.0 高速连接 (480Mbps) 连接到主机 PC。要在主机 (...)

TMDSEMU560V2STM-U — Blackhawk XDS560v2 系统跟踪 USB 仿真器

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)

OMAP35XCODECS — 用于 OMAP35x 的编解码器 - 软件和文档

虽然起初专为移动手持终端而设计，Android 操作系统仍允许嵌入式应用的设计人员轻松为产品增加高级操作系统。与 Google 联合开发的 Android 是一套可立即实现集成和生产的全面操作系统。

Android 操作系统的亮点在于：

• 完整的开放源码软件解决方案
• 基于 Linux
• 针对商业开发的简洁许可条款 (Apache)
• 包含一个完整的应用框架
• 允许通过 Java 轻松集成定制开发应用
• 开包即用的多媒体、图形和图形用户界面
• 大量 Android 和应用开发人员供随时调遣

LINUXDVSDK-OMAP3530 — 用于 OMAP3530/3525 数字媒体处理器的 Linux 数字视频软件开发套件 (DVSDK)

The Linux Digital Video Software Development Kit (DVSDK) enables OMAP35x system integrators to quickly develop Linux-based multimedia applications that can be easily ported across different devices in the OMAP35x generation, including OMAP3530 and OMAP3525 application processors. The DVSDK combines (...)

C64XPLUSCODECS — 编解码器 - 视频和语音 - 基于 C64x+ 的器件（OMAP35x、C645x、C647x、DM646、DM644x 和 DM643x）

TI 编解码器免费提供，附带生产许可且现在可供下载。全部经过生产测试，可轻松地集成到音频、视频和语音应用中 单击“获取软件”按钮（上方），以获取经过测试的最新编解码器版本。该页面及每个安装程序中都包含有数据表和发布说明。

其它信息：

• DSP 和 ARM 编解码器 - 当前库存 - 所有 TI 编解码器
• DSP 和 ARM 软件及硬件开发套件 - 所有 SDK 均适用
• 如何将编解码器集成到 DVSDK 中？
• 初级达芬奇和 OMAP 软件
• 用于 TI C64x+ 器件的编解码器性能测量
• TI E2E 社区

OMAP3530/25 CUS BSDL Model (Rev. B)

Power Estimation Tool (PET) provides users the ability to gain insight in to the power consumption of select TI processors. The tool includes the ability for the user to choose multiple application scenarios and understand the power consumption as well as how advanced power saving techniques can be (...)

PROCESSORS-3P-SEARCH — Arm-based MPU, arm-based MCU and DSP third-party search tool

TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)