- 制造厂商：TI
- 产品类别：接口
- 技术类目：LVDS、M-LVDS 和 PECL IC
- 功能描述：可编程 27 位显示屏串行接口变送器
- 点击这里打开及下载SN65LVDS301的技术文档资料
- TI代理渠道，提供当日发货、严格的质量标准，满足您的目标价格
The SN65LVDS301 serializer device converts 27 parallel data inputs to 1, 2, or 3 Sub Low-Voltage Differential Signaling (SubLVDS) serial outputs. It loads a shift register with 24 pixel bits and 3 control bits from the parallel CMOS input interface. In addition to the 27 data bits, the device adds a parity bit and two reserved bits into a 30-bit data word. Each word is latched into the device by the pixel clock (PCLK). The parity bit (odd parity) allows a receiver to detect single bit errors. The serial shift register is uploaded at 30, 15, or 10 times the pixel-clock data rate depending on the number of serial links used. A copy of the pixel clock is output on a separate differential output.
FPC cabling typically interconnects the SN65LVDS301 with the display. Compared to parallel signaling, the LVDS301 outputs significantly reduce the EMI of the interconnect by over 20 dB. The electromagnetic emission of the device itself is very low and meets the meets SAE J1752/3 ’M’-spec. (see Figure 6-22)
The SN65LVDS301 is characterized for operation over ambient air temperatures of –40°C to 85°C. All CMOS inputs offer failsafe features to protect them from damage during power-up and to avoid current flow into the device inputs during power-up. An input voltage of up to 2.165 V can be applied to all CMOS inputs while VDD is between 0V and 1.65V.
- FlatLink?3G serial interface technology
- Compatible with FlatLink3G receivers such as SN65LVDS302
- Input supports 24-bit RGB video mode interface
- 24-Bit RGB data, 3 control bits, 1 parity bit and 2 reserved bits transmitted over 1, 2 or 3 differential lines
- SubLVDS differential voltage levels
- Effective data throughput up to 1755 Mbps
- Three operating modes to conserve power
- Active-mode QVGA 17.4 mW (typ)
- Active-mode VGA 28.8 mW (typ)
- Shutdown mode 0.5 μA (typ)
- Standby mode 0.5 μA (typ)
- Bus swap for increased PCB layout flexibility
- 1.8-V supply voltage
- ESD rating > 2 kV (HBM)
- Pixel clock range of 4 MHz–65 MHz
- Failsafe on all CMOS inputs
- Packaging: 80 pin 5mm × 5mm nFBGA
- Very low EMI meets SAE J1752/3 ’M’-spec
- Function
- Serializer
- Protocols
- Channel-Link I
- Supply voltage (V)
- 1.8
- Signaling rate (Mbps)
- 1755
- Input signal
- CMOS
- Output signal
- LVDS
- Rating
- Catalog
- Operating temperature range (C)
- -40 to 85
SN65LVDS301的完整型号有：SN65LVDS301ZXH、SN65LVDS301ZXHR，以下是这些产品的关键参数及官网采购报价：
SN65LVDS301ZXH，工作温度：-40 to 85，封装：NFBGA (ZXH)-80，包装数量MPQ：576个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SNAGCU，TI官网SN65LVDS301ZXH的批量USD价格：2.059（1000+）
SN65LVDS301ZXHR，工作温度：-40 to 85，封装：NFBGA (ZXH)-80，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SNAGCU，TI官网SN65LVDS301ZXHR的批量USD价格：1.716（1000+）
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模拟仿真程序
TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。
TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。
如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表
需要 HSpice (...)
