- 制造厂商:TI
- 产品类别:逻辑和电压转换
- 技术类目:缓冲器、驱动器和收发器 - 同相缓冲器和驱动器
- 功能描述:具有 TTL 兼容型 CMOS 输入和三态输出的汽车类 8 通道、4.5V 至 5.5V 缓冲器
- 点击这里打开及下载SN74ABT541B-Q1的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
The SN74ABT541B octal buffer and line driver is ideal for driving bus lines or buffering memory address registers. The device features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.
The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable OE1 or OE2) input is high, all eight outputs are in the high-impedance state.
When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0)
- State-of-the-Art EPIC-IIB? BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA IOH, 64-mA IOL)
EPIC-IIB is a trademark of Texas Instruments Incorporated.
- Technology Family
- ABT
- Supply voltage (Min) (V)
- 4.5
- Supply voltage (Max) (V)
- 5.5
- Number of channels (#)
- 8
- IOL (Max) (mA)
- 64
- ICC (Max) (uA)
- 30000
- IOH (Max) (mA)
- -32
- Input type
- TTL-Compatible CMOS
- Output type
- 3-State
- Features
- Ultra high speed (tpd <5ns), Partial power down (Ioff), Over-voltage tolerant inputs
- Rating
- Automotive
SN74ABT541B-Q1的完整型号有:CABT541BIPWRG4Q1,以下是这些产品的关键参数及官网采购报价:
CABT541BIPWRG4Q1,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网CABT541BIPWRG4Q1的批量USD价格:.466(1000+)
14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。