
- 制造厂商:TI
- 产品类别:逻辑和电压转换
- 技术类目:触发器、锁存器和寄存器 - D 型锁存器
- 功能描述:八路 D 类边沿读回锁存器
- 点击这里打开及下载SN74ALS996的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格

These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.
The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable () input is low. Data can be read back onto the data inputs by taking the read (
) input low, in addition to having
low. When EN\ is high, both the read-back and write modes are disabled. Transitions on
should only be made with CLK high to prevent false clocking.
The polarity of the Q outputs can be controlled by the polarity (T/C\) input. When T/C\ is high, Q is the same as is stored in the flip-flops. When T/C\ is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable () input high.
does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.
A low level at the clear () input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.
The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum IOL for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.
The SN54ALS996 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.
- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C\ Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs
- Number of channels (#)
- 8
- Technology Family
- ALS
- Supply voltage (Min) (V)
- 4.5
- Supply voltage (Max) (V)
- 5.5
- Input type
- Bipolar
- Output type
- 3-State
- Clock Frequency (Max) (MHz)
- 75
- IOL (Max) (mA)
- 24
- IOH (Max) (mA)
- 2.6
- ICC (Max) (uA)
- 85000
- Features
- High speed (tpd 10-50ns)
SN74ALS996的完整型号有:SN74ALS996DW、SN74ALS996DWR,以下是这些产品的关键参数及官网采购报价:
SN74ALS996DW,工作温度:0 to 70,封装:SOIC (DW)-24,包装数量MPQ:25个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALS996DW的批量USD价格:8.284(1000+)
SN74ALS996DWR,工作温度:0 to 70,封装:SOIC (DW)-24,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALS996DWR的批量USD价格:6.903(1000+)

14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。


