TI代理,常备极具竞争力的充足现货
TI哪些型号被关注? TI热门产品型号
SN74ALVCH374的基本参数
  • 制造厂商:TI
  • 产品类别:逻辑和电压转换
  • 技术类目:触发器、锁存器和寄存器 - D 型触发器
  • 功能描述:具有三态输出的八路正边沿触发式 D 型触发器
  • 点击这里打开及下载SN74ALVCH374的技术文档资料
  • TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
快速报价,在行业拥有较高的知名度及影响力
SN74ALVCH374的产品详情:

This octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

SN74ALVCH374的优势和特性:
  • Operates From 1.65 V to 3.6 V
  • Max tpd of 3.6 ns at 3.3 V
  • ±24-mA Output Drive at 3.3 V
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

SN74ALVCH374的参数(英文):
  • Number of channels (#)
  • 8
  • Technology Family
  • ALVC
  • Supply voltage (Min) (V)
  • 1.65
  • Supply voltage (Max) (V)
  • 3.6
  • Input type
  • Standard CMOS
  • Output type
  • 3-State
  • Clock Frequency (Max) (MHz)
  • 150
  • IOL (Max) (mA)
  • 24
  • IOH (Max) (mA)
  • -24
  • ICC (Max) (uA)
  • 10
  • Features
  • Balanced outputs, Very high speed (tpd 5-10ns), Over-voltage tolerant inputs, Bus-hold
SN74ALVCH374具体的完整产品型号参数及价格(美元):

SN74ALVCH374的完整型号有:SN74ALVCH374DGVR、SN74ALVCH374DW、SN74ALVCH374PW、SN74ALVCH374PWR,以下是这些产品的关键参数及官网采购报价:

SN74ALVCH374DGVR,工作温度:-40 to 85,封装:TVSOP (DGV)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALVCH374DGVR的批量USD价格:.25(1000+)

SN74ALVCH374DW,工作温度:-40 to 85,封装:SOIC (DW)-20,包装数量MPQ:25个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALVCH374DW的批量USD价格:.25(1000+)

SN74ALVCH374PW,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:70个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALVCH374PW的批量USD价格:.3(1000+)

SN74ALVCH374PWR,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74ALVCH374PWR的批量USD价格:.25(1000+)

轻松满足您的TI芯片采购需求
SN74ALVCH374的评估套件:

14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM

该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。

TI代理|TI中国代理 - 国内领先的TI芯片采购平台
丰富的可销售TI代理库存,专业的销售团队可随时响应您的紧急需求,目标成为有价值的TI代理