SN74ALVCHR16601_TI 具有三态输出的 18 位通用总线收发器

制造厂商：TI
产品类别：逻辑和电压转换
技术类目：缓冲器、驱动器和收发器 - 通用收发器
功能描述：具有三态输出的 18 位通用总线收发器
点击这里打开及下载SN74ALVCHR16601的技术文档资料
TI代理渠道，提供当日发货、严格的质量标准，满足您的目标价格

SN74ALVCHR16601的产品详情：

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74ALVCHR16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB\ and CLKENBA\) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB\ is low, the outputs are active. When OEAB\ is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA\, LEBA, CLKBA, and CLKENBA\.

The outputs include equivalent 26- series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

SN74ALVCHR16601的优势和特性：

Member of the Texas Instruments Widebus? Family
UBT? Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Modes
Operates From 1.65 V to 3.6 V
Max tpd of 4.4 ns at 3.3 V
±12-mA Output Drive at 3.3 V
Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)

Widebus, UBT are trademarks of Texas Instruments.

SN74ALVCHR16601的参数（英文）：

IOL (Max) (mA)
12
IOH (Max) (mA)
-24
Technology Family
ALVC
Rating
Catalog
Operating temperature range (C)
-40 to 85

SN74ALVCHR16601具体的完整产品型号参数及价格（美元）：

SN74ALVCHR16601的完整型号有：SN74ALVCHR16601DL、SN74ALVCHR16601GR、SN74ALVCHR16601LR、SN74ALVCHR16601VR，以下是这些产品的关键参数及官网采购报价：

SN74ALVCHR16601DL，工作温度：-40 to 85，封装：SSOP (DL)-56，包装数量MPQ：20个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74ALVCHR16601DL的批量USD价格：1.162（1000+）

SN74ALVCHR16601GR，工作温度：-40 to 85，封装：TSSOP (DGG)-56，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74ALVCHR16601GR的批量USD价格：0.968（1000+）

SN74ALVCHR16601LR，工作温度：-40 to 85，封装：SSOP (DL)-56，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74ALVCHR16601LR的批量USD价格：1.162（1000+）

SN74ALVCHR16601VR，工作温度：-40 to 85，封装：TVSOP (DGV)-56，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74ALVCHR16601VR的批量USD价格：0.968（1000+）

SN74ALVCHR16601的评估套件：

SN74ALVCHR16601的电路图解：

SN74ALVCHR16601的评估套件：