- 制造厂商:TI
- 产品类别:逻辑和电压转换
- 技术类目:触发器、锁存器和寄存器 - D 型触发器
- 功能描述:具有清零功能的汽车类八路 D 型触发器
- 点击这里打开及下载SN74HC273-Q1的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
This circuit is a positive-edge-triggered D-type flip-flop with a direct clear (CLR) input.
Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
- Qualified for Automotive Applications
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 160-μA Max ICC
- Typical tpd = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
- Buffer/Storage Registers
- Shift Registers
- Pattern Generators
- Number of channels (#)
- 8
- Technology Family
- HC
- Supply voltage (Min) (V)
- 2
- Supply voltage (Max) (V)
- 6
- Input type
- Standard CMOS
- Output type
- Push-Pull
- Clock Frequency (Max) (MHz)
- 28
- IOL (Max) (mA)
- 5.2
- IOH (Max) (mA)
- -5.2
- ICC (Max) (uA)
- 80
- Features
- Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode
SN74HC273-Q1的完整型号有:SN74HC273QDWRG4Q1、SN74HC273QPWRG4Q1、SN74HC273QPWRQ1,以下是这些产品的关键参数及官网采购报价:
SN74HC273QDWRG4Q1,工作温度:-40 to 125,封装:SOIC (DW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74HC273QDWRG4Q1的批量USD价格:.341(1000+)
SN74HC273QPWRG4Q1,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74HC273QPWRG4Q1的批量USD价格:.341(1000+)
SN74HC273QPWRQ1,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网SN74HC273QPWRQ1的批量USD价格:.317(1000+)
14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。