
- 制造厂商:TI
- 产品类别:逻辑和电压转换
- 技术类目:触发器、锁存器和寄存器 - D 型锁存器
- 功能描述:具有三态输出的八路透明 D 型锁存器
- 点击这里打开及下载SN74LVC573A的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格

The SN54LVC573A octal transparent D-type latch is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC573A octal transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.
- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 6.9 ns at 3.3 V
- Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)
- Ioff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- Number of channels (#)
- 8
- Technology Family
- LVC
- Supply voltage (Min) (V)
- 1.65
- Supply voltage (Max) (V)
- 3.6
- Input type
- Standard CMOS
- Output type
- 3-State
- Clock Frequency (Max) (MHz)
- 100
- IOL (Max) (mA)
- 24
- IOH (Max) (mA)
- -24
- ICC (Max) (uA)
- 10
- Features
- Balanced outputs, Very high speed (tpd 5-10ns), Over-voltage tolerant inputs, Partial power down (Ioff), Flow-through pinout
SN74LVC573A的完整型号有:SN74LVC573ADBR、SN74LVC573ADGVR、SN74LVC573ADW、SN74LVC573ADWR、SN74LVC573AN、SN74LVC573ANSR、SN74LVC573APW、SN74LVC573APWR、SN74LVC573APWRG4、SN74LVC573APWT、SN74LVC573ARGYR,以下是这些产品的关键参数及官网采购报价:
SN74LVC573ADBR,工作温度:-40 to 125,封装:SSOP (DB)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ADBR的批量USD价格:.254(1000+)
SN74LVC573ADGVR,工作温度:-40 to 125,封装:TVSOP (DGV)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ADGVR的批量USD价格:.231(1000+)
SN74LVC573ADW,工作温度:-40 to 125,封装:SOIC (DW)-20,包装数量MPQ:25个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ADW的批量USD价格:.431(1000+)
SN74LVC573ADWR,工作温度:-40 to 125,封装:SOIC (DW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ADWR的批量USD价格:.145(1000+)
SN74LVC573AN,工作温度:-40 to 125,封装:PDIP (N)-20,包装数量MPQ:20个,MSL 等级/回流焊峰值温度:N/A for Pkg Type,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573AN的批量USD价格:.312(1000+)
SN74LVC573ANSR,工作温度:-40 to 125,封装:SO (NS)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ANSR的批量USD价格:.254(1000+)
SN74LVC573APW,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:70个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573APW的批量USD价格:.431(1000+)
SN74LVC573APWR,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:SN,TI官网SN74LVC573APWR的批量USD价格:.132(1000+)
SN74LVC573APWRG4,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573APWRG4的批量USD价格:.265(1000+)
SN74LVC573APWT,工作温度:-40 to 125,封装:TSSOP (PW)-20,包装数量MPQ:250个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573APWT的批量USD价格:.431(1000+)
SN74LVC573ARGYR,工作温度:-40 to 125,封装:VQFN (RGY)-20,包装数量MPQ:3000个,MSL 等级/回流焊峰值温度:Level-2-260C-1 YEAR,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVC573ARGYR的批量USD价格:.242(1000+)

14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。
14-24-NL-LOGIC-EVM — Generic 14 through 24 pin non-leaded package evaluation module
Flexible EVM designed to support any logic or translation device that has a BQA, BQB, RGY (14-24 pin), RSV, RJW, or RHL package.SN74LVC573A IBIS Model (Rev. A)
该参考设计展示了一款 8 通道模拟前端 (AFE),它使用了两个 AFE7444 4 通道射频收发器和基于 LMK04828-LMX2594 的时钟子系统,该子系统可支持将设计扩展至 16 通道或更多通道。每个 AFE 通道都包含 14 位 9GSPS DAC 和 3GSPS ADC,该 ADC 可在 2.6GHz 下同步至低于 10ps 偏移并且动态范围大于 75dB。








