- 制造厂商:TI
- 产品类别:逻辑和电压转换
- 技术类目:缓冲器、驱动器和收发器 - 同相缓冲器和驱动器
- 功能描述:具有总线保持和三态输出的 8 通道、1.65V 至 3.6V 缓冲器
- 点击这里打开及下载SN74LVCH244A的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
The SN54LVCH244A octal buffer/line driver is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVCH244A octal buffer/line driver is designed for 1.65-V to 3.6-V VCC operation.
These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, these devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 5.9 ns at 3.3 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)
- Ioff Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- Technology Family
- LVC
- Supply voltage (Min) (V)
- 1.65
- Supply voltage (Max) (V)
- 3.6
- Number of channels (#)
- 8
- IOL (Max) (mA)
- 24
- ICC (Max) (uA)
- 10
- IOH (Max) (mA)
- -24
- Input type
- Standard CMOS
- Output type
- 3-State
- Features
- Balanced outputs, Very high speed (tpd 5-10ns), Bus-hold
- Rating
- Catalog
SN74LVCH244A的完整型号有:SN74LVCH244ADBQR、SN74LVCH244ADBR、SN74LVCH244ADGVR、SN74LVCH244ADW、SN74LVCH244ADWR、SN74LVCH244ANSR、SN74LVCH244APW、SN74LVCH244APWR、SN74LVCH244APWT、SN74LVCH244ARGYR,以下是这些产品的关键参数及官网采购报价:
SN74LVCH244ADBQR,工作温度:-40 to 85,封装:SSOP (DBQ)-20,包装数量MPQ:2500个,MSL 等级/回流焊峰值温度:Level-2-260C-1 YEAR,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ADBQR的批量USD价格:.15(1000+)
SN74LVCH244ADBR,工作温度:-40 to 85,封装:SSOP (DB)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ADBR的批量USD价格:.138(1000+)
SN74LVCH244ADGVR,工作温度:-40 to 85,封装:TVSOP (DGV)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ADGVR的批量USD价格:.138(1000+)
SN74LVCH244ADW,工作温度:-40 to 85,封装:SOIC (DW)-20,包装数量MPQ:25个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ADW的批量USD价格:.325(1000+)
SN74LVCH244ADWR,工作温度:-40 to 85,封装:SOIC (DW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ADWR的批量USD价格:.264(1000+)
SN74LVCH244ANSR,工作温度:-40 to 85,封装:SO (NS)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ANSR的批量USD价格:.138(1000+)
SN74LVCH244APW,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:70个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244APW的批量USD价格:.325(1000+)
SN74LVCH244APWR,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:2000个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244APWR的批量USD价格:.132(1000+)
SN74LVCH244APWT,工作温度:-40 to 85,封装:TSSOP (PW)-20,包装数量MPQ:250个,MSL 等级/回流焊峰值温度:Level-1-260C-UNLIM,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244APWT的批量USD价格:.325(1000+)
SN74LVCH244ARGYR,工作温度:-40 to 85,封装:VQFN (RGY)-20,包装数量MPQ:3000个,MSL 等级/回流焊峰值温度:Level-2-260C-1 YEAR,引脚镀层/焊球材料:NIPDAU,TI官网SN74LVCH244ARGYR的批量USD价格:.131(1000+)
14-24-LOGIC-EVM — 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM
该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。
14-24-NL-LOGIC-EVM — Generic 14 through 24 pin non-leaded package evaluation module
Flexible EVM designed to support any logic or translation device that has a BQA, BQB, RGY (14-24 pin), RSV, RJW, or RHL package.