- 制造厂商：TI
- 产品类别：时钟和计时
- 技术类目：时钟缓冲器
- 功能描述：具有 SSTL_2 输入和输出的 500MHz、13 位至 26 位寄存缓冲器
- 点击这里打开及下载SN74SSTVF16859的技术文档资料
- TI代理渠道，提供当日发货、严格的质量标准，满足您的目标价格
This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.
All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.
The SN74SSTVF16859 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.
The device supports low-power standby operation. When RESET\ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET\ is low, all registers are reset and all outputs are forced low. The LVCMOS RESET\ input always must be held at a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has been supplied, RESET\ must be held in the low state during power up.
- Member of the Texas Instruments Widebus? Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700
- Operates at 2.5 V to 2.7 V for PC3200 (QFN Package)
- Pinout and Functionality Compatible With JEDEC Standard SSTV16859
- 600 ps Faster (Simultaneous Switching) Than the JEDEC Standard SSTV16859 in PC2700 DIMM Applications
- 1-to-2 Outputs to Support Stacked DDR DIMMs
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
- Outputs Meet SSTL_2 Class I Specifications
- Supports SSTL_2 Data Inputs
- Differential Clock (CLK and CLK\) Inputs
- Supports LVCMOS Switching Levels on the RESET\ Input
- RESET\ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Pinout Optimizes DIMM PCB Layout
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Protection Exceeds JESD22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Widebus is a trademark of Texas Instruments.
- Function
- Memory interface
- Output frequency (Max) (MHz)
- 500
- Number of outputs
- 26
- Output supply voltage (V)
- 2.5
- Core supply voltage (V)
- 2.5
- Features
- DDR register
- Operating temperature range (C)
- 0 to 70
- Rating
- Military
- Output type
- SSTL-18
- Input type
- SSTL-18
SN74SSTVF16859的完整型号有：SN74SSTVF16859G4R、SN74SSTVF16859GR、SN74SSTVF16859S8，以下是这些产品的关键参数及官网采购报价：
SN74SSTVF16859G4R，工作温度：0 to 70，封装：VQFN (RGQ)-56，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SN，TI官网SN74SSTVF16859G4R的批量USD价格：3.185（1000+）
SN74SSTVF16859GR，工作温度：0 to 70，封装：TSSOP (DGG)-64，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网SN74SSTVF16859GR的批量USD价格：3.185（1000+）
SN74SSTVF16859S8，工作温度：0 to 70，封装：VQFN (RGQ)-56，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SN，TI官网SN74SSTVF16859S8的批量USD价格：3.185（1000+）
HSPICE Model of SN74SSTVF16859 (Rev. A)
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
