The TL16C550D and the TL16C550DI are speed and operating voltage upgrades (but functional equivalents) of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the TL16C550D and the TL16C550DI, like the TL16C550C, can be placed in an alternate FIFO mode. This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow using RTS output and CTS input signals.

The TL16C550D and TL16C550DI perform serial-to-parallel conversions on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE status at any time. The ACE includes complete modem control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

Both the TL16C550D and the TL16C550DI ACE include a programmable baud rate generator capable of dividing a reference clock by divisors from 1 to 65535 and producing a 16× reference clock for the internal transmitter logic. Provisions are included to use this 16× clock for the receiver logic. The ACE accommodates up to a 1.5-Mbaud serial rate (24-MHz input clock) so that a bit time is 667 ns and a typical character time is 6.7 ms (start bit, 8 data bits, stop bit).

Two of the TL16C450 terminal functions on the TL16C550D and the TL16C550DI have been changed to TXRDY and RXRDY, which provide signaling to a DMA controller.

The TL16C550D is being made available in a reduced pin count package, the 32-pin RHB package. This is accomplished by eliminating some signals that are not required for some applications. These include the CS0, CS1, ADS, RD2, WR2, and RCLK input signals and the DDIS, TXRDY, RXRDY, OUT1, OUT2, and BAUDOUT output signals. There is an internal connection between BAUDOUT and RCLK.

All of the functionality of the TL16C550D is maintained in the RHB package.

The TL16C550D is being made available in a reduced pin count package, the 24-pin ZQS package. This is accomplished by eliminating some signals that are not required for some applications. These include the CS0, CS1, ADS, RD2, WR2, DSR, RI, DCD, and RCLK input signals and the DDIS, TXRDY, RXRDY, OUT1, OUT2, DTR, and BAUDOUT output signals. There is an internal connection between BAUDOUT and RCLK.

Most of the functionality of the TL16C550D is maintained in the ZQS package, except that which involves the eliminated signals.

• Programmable Auto-RTS and Auto-CTS
• In Auto-CTS Mode, CTS Controls Transmitter
• In Auto-RTS Mode, RCV FIFO Contents and Threshold Control RTS
• Serial and Modem Control Outputs Drive a RJ11 Cable Directly When Equipment Is on the Same Power Drop
• Capable of Running With All Existing TL16C450 Software
• After Reset, All Registers Are Identical to the TL16C450 Register Set
• Up to 24-MHz Clock Rate for up to 1.5-Mbaud Operation With VCC = 5 V
• Up to 20-MHz Clock Rate for up to 1.25-Mbaud Operation With VCC = 3.3 V
• Up to 48-MHz Clock Rate for up to 3-Mbaud Operation with VCC = 3.3 V (ZQS Package Only, Divisor = 1)
• Up to 40-MHz Clock Rate for up to 2.5-Mbaud Operation with VCC = 3.3 V (ZQS Package Only, Divisor ≥ 2)
• Up to 16-MHz Clock Rate for up to 1-Mbaud Operation With VCC = 2.5 V
• In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data
• Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (216 –1) and Generates an Internal 16× Clock
• Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added to or Deleted From the Serial Data Stream
• 5-V, 3.3-V, and 2.5-V Operation
• Independent Receiver Clock Input
• Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
• Fully Programmable Serial Interface Characteristics:
  • 5-, 6-, 7-, or 8-Bit Characters
  • Even-, Odd-, or No-Parity Bit Generation and Detection
  • 1-, 1 =-, or 2-Stop Bit Generation
  • Baud Generation (dc to 1 Mbit/s)
• False-Start Bit Detection
• Complete Status Reporting Capabilities
• 3-State Output TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
• Line Break Generation and Detection
• Internal Diagnostic Capabilities:
  • Loopback Controls for Communications Link Fault Isolation
  • Break, Parity, Overrun, and Framing Error Simulation
• Fully Prioritized Interrupt System Controls
• Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
• Available in 48-Pin PT, 48-Pin PFB, 32-Pin RHB, and 24-Pin ZQS Packages

• Number of channels (#)
• 1
• FIFOs (bytes)
• 16
• Rx FIFO trigger levels (#)
• 4
• Tx FIFO trigger levels (#)
• —
• Programmable FIFO trigger levels
• No
• CPU interface
• X86
• Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps)
• —
• Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps)
• 1
• Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps)
• 1.25, 2.5, 3
• Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps)
• 1.5
• Operating voltage (V)
• 2.5, 3.3, 5
• Auto RTS/CTS
• Yes
• Rating
• Catalog
• Operating temperature range (C)
• 0 to 70, -40 to 85

TL16C550D的完整型号有：TL16C550DIPFB、TL16C550DIPFBR、TL16C550DIPT、TL16C550DIPTR、TL16C550DIRHB、TL16C550DIRHBR、TL16C550DPFB、TL16C550DPFBR、TL16C550DPT、TL16C550DPTR、TL16C550DRHB、TL16C550DRHBR，以下是这些产品的关键参数及官网采购报价：

TL16C550DIPFB，工作温度：-40 to 85，封装：TQFP (PFB)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIPFB的批量USD价格：1.909（1000+）

TL16C550DIPFBR，工作温度：-40 to 85，封装：TQFP (PFB)-48，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIPFBR的批量USD价格：1.621（1000+）

TL16C550DIPT，工作温度：-40 to 85，封装：LQFP (PT)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIPT的批量USD价格：1.909（1000+）

TL16C550DIPTR，工作温度：-40 to 85，封装：LQFP (PT)-48，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIPTR的批量USD价格：1.621（1000+）

TL16C550DIRHB，工作温度：-40 to 85，封装：VQFN (RHB)-32，包装数量MPQ：73个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIRHB的批量USD价格：1.909（1000+）

TL16C550DIRHBR，工作温度：-40 to 85，封装：VQFN (RHB)-32，包装数量MPQ：3000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DIRHBR的批量USD价格：1.621（1000+）

TL16C550DPFB，工作温度：0 to 70，封装：TQFP (PFB)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DPFB的批量USD价格：1.729（1000+）

TL16C550DPFBR，工作温度：0 to 70，封装：TQFP (PFB)-48，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DPFBR的批量USD价格：1.441（1000+）

TL16C550DPT，工作温度：0 to 70，封装：LQFP (PT)-48，包装数量MPQ：250个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DPT的批量USD价格：1.729（1000+）

TL16C550DPTR，工作温度：0 to 70，封装：LQFP (PT)-48，包装数量MPQ：1000个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DPTR的批量USD价格：1.441（1000+）

TL16C550DRHB，工作温度：0 to 70，封装：VQFN (RHB)-32，包装数量MPQ：73个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DRHB的批量USD价格：1.729（1000+）

TL16C550DRHBR，工作温度：0 to 70，封装：VQFN (RHB)-32，包装数量MPQ：3000个，MSL 等级/回流焊峰值温度：Level-2-260C-1 YEAR，引脚镀层/焊球材料：NIPDAU，TI官网TL16C550DRHBR的批量USD价格：1.441（1000+）

TL16C550D 5.0V PFB PKG IBIS Model

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表

需要 HSpice (...)