- 制造厂商:TI
- 产品类别:接口
- 技术类目:UART
- 功能描述:具有 16 字节 FIFO 的四路 UART
- 点击这里打开及下载TL16C554A的技术文档资料
- TI代理渠道,提供当日发货、严格的质量标准,满足您的目标价格
The TL16C554A is an enhanced quadruple version of the TL16C550C asynchronous-communications element (ACE). Each channel performs serial-to-parallel conversion on data characters received from peripheral devices or modems and parallel-to-serial conversion on data characters transmitted by the CPU. The complete status of each channel of the quadruple ACE can be read by the CPU at any time during operation. The information obtained includes the type and condition of the operation performed and any error conditions encountered.
The TL16C554A quadruple ACE can be placed in an alternate FIFO mode, which activates the internal FIFOs to allow 16 bytes (plus three bits of error data per byte in the receiver FIFO) to be stored in both receive and transmit modes. In the FIFO mode of operation, there is a selectable autoflow control feature that can significantly reduce software overhead and increase system efficiency by automatically controlling serial-data flow using RTS output and CTS input signals. All logic is on the chip to minimize system overhead and maximize system efficiency. Two terminal functions allow signaling of direct-memory access (DMA) transfers. Each ACE includes a programmable baud-rate generator that can divide the timing reference clock input by a divisor between 1 and 216 1.
The TL16C554A is available in a 68-pin plastic-leaded chip-carrier (PLCC) FN package, 64-pin plastic quad flatpack (PQFP) PM package and in an 80-pin (TQFP) PN package.
- Integrated Asynchronous-Communications Element
- Consists of Four Improved TL16C550C ACEs Plus Steering Logic
- In FIFO Mode, Each ACE Transmitter and Receiver Is Buffered With 16-Byte FIFO to Reduce the Number of Interrupts to CPU
- In TL16C450 Mode, Hold and Shift Registers Eliminate Need for Precise Synchronization Between the CPU and Serial Data
- Up to 16-MHz Clock Rate for up to 1-Mbaud Operation with VCC = 3.3 V and 5 V
- Programmable Baud-Rate Generators Which Allow Division of Any Input Reference Clock by 1 to (216 – 1) and Generate an Internal 16 × Clock
- Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop, and Parity) to or From the Serial-Data Stream
- Independently Controlled Transmit, Receive, Line Status, and Data Set Interrupts
- 5-V and 3.3-V Operation
- Fully Programmable Serial Interface Characteristics:
- 5-, 6-, 7-, or 8-Bit Characters
- Even-, Odd-, or No-Parity Bit
- 1-, 1 1/2-, or 2-Stop Bit Generation
- Baud Generation (DC to 1-Mbit Per Second)
- False Start Bit Detection
- Complete Status Reporting Capabilities
- Line Break Generation and Detection
- Internal Diagnostic Capabilities:
- Loopback Controls for Communications Link Fault Isolation
- Break, Parity, Overrun, Framing Error Simulation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
- 3-State Outputs Provide TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
- Programmable Auto-RTS and Auto-CTS
- CTS Controls Transmitter in Auto-CTS Mode,
- RCV FIFO Contents and Threshold Control RTS in Auto-RTS Mode,
- Number of channels (#)
- 4
- FIFOs (bytes)
- 16
- Rx FIFO trigger levels (#)
- 4
- Tx FIFO trigger levels (#)
- —
- Programmable FIFO trigger levels
- No
- CPU interface
- X86
- Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps)
- —
- Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps)
- —
- Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps)
- 1
- Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps)
- 1
- Operating voltage (V)
- 3.3, 5
- Auto RTS/CTS
- Yes
- Rating
- Catalog
- Operating temperature range (C)
- -40 to 85, 0 to 70
TL16C554A的完整型号有:TL16C554AFN、TL16C554AFNR、TL16C554AIFN、TL16C554AIFNR、TL16C554AIPN、TL16C554AIPNR、TL16C554APN、TL16C554APNR、TL16CP554AIPM、TL16CP554APM,以下是这些产品的关键参数及官网采购报价:
TL16C554AFN,工作温度:0 to 70,封装:PLCC (FN)-68,包装数量MPQ:18个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AFN的批量USD价格:5.509(1000+)
TL16C554AFNR,工作温度:0 to 70,封装:PLCC (FN)-68,包装数量MPQ:250个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AFNR的批量USD价格:5.509(1000+)
TL16C554AIFN,工作温度:-40 to 85,封装:PLCC (FN)-68,包装数量MPQ:18个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AIFN的批量USD价格:6.7(1000+)
TL16C554AIFNR,工作温度:-40 to 85,封装:PLCC (FN)-68,包装数量MPQ:250个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AIFNR的批量USD价格:5.707(1000+)
TL16C554AIPN,工作温度:-40 to 85,封装:LQFP (PN)-80,包装数量MPQ:119个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AIPN的批量USD价格:6.4(1000+)
TL16C554AIPNR,工作温度:-40 to 85,封装:LQFP (PN)-80,包装数量MPQ:1000个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554AIPNR的批量USD价格:5.407(1000+)
TL16C554APN,工作温度:0 to 70,封装:LQFP (PN)-80,包装数量MPQ:119个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554APN的批量USD价格:6.201(1000+)
TL16C554APNR,工作温度:0 to 70,封装:LQFP (PN)-80,包装数量MPQ:1000个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16C554APNR的批量USD价格:5.209(1000+)
TL16CP554AIPM,工作温度:-40 to 85,封装:LQFP (PM)-64,包装数量MPQ:160个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16CP554AIPM的批量USD价格:5.904(1000+)
TL16CP554APM,工作温度:0 to 70,封装:LQFP (PM)-64,包装数量MPQ:160个,MSL 等级/回流焊峰值温度:Level-3-260C-168 HR,引脚镀层/焊球材料:NIPDAU,TI官网TL16CP554APM的批量USD价格:5.705(1000+)
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice
PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。借助?PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在?PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模拟仿真程序
TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能,允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。
TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表
需要 HSpice (...)