The TLK10002 device is a dual-channel, multi-rate transceiver intended for use in high-speed bidirectional point-to-point data transmission systems. It has special support for the wireless base station Remote Radio Head (RRH) application, but may also be used in other high-speed applications. It supports all the CPRI and OBSAI rates from 1.2288 Gbps to 9.8304 Gbps.

The TLK10002 performs 1:1, 2:1 and 4:1 serialization of the 8B/10B encoded data streams presented on its low-speed (LS) side data inputs. The serialized 8B/10B encoded data is presented on the high-speed (HS) side outputs. Likewise, the TLK10002 performs 1:1, 1:2 and 1:4 deserialization of 8B/10B encoded data streams presented on its high-speed side data inputs. The deserialized 8B/10B encoded data is presented on the low-speed side outputs. Depending on the serialization or deserialization ratio, the low-speed side data rate can range from 0.5 Gbps to 5 Gbps and the high-speed side data rate can range from 1 Gbps to 10 Gbps. Both low-speed and high-speed side data inputs and outputs are of differential current mode logic (CML) type with integrated termination resistors. In the 1:1 mode, the input can be raw (non-8B/10B encoded) data, allowing for transmission of PRBS data through the device.

The TLK10002 performs data serialization or deserialization and clock extraction as a physical layer interface device. Flexible clocking schemes are provided to support various operations. They include the support for clocking with an externally-jitter-cleaned clock recovered from the high-speed side.

The TLK10002 provides two low-speed side and two high-speed side loopback modes for self-test and system diagnostic purposes.

The TLK10002 has built-in pattern generation and verification to help in system tests. The low speed side supports generation and verification of PRBS 2⁷-1, 2²³-1, and 2³¹-1 patterns. In addition to those PRBS patterns, the high-speed side supports High, Low, Mixed, and CRPAT long and short pattern generation and verification.

The TLK10002 has an integrated loss-of-signal (LOS) detection function on both high-speed and low-speed sides. LOS is asserted in conditions where the input differential voltage swing is less than the LOS assert threshold. The input differential voltage swing must exceed the de-assert threshold for the LOS condition to be cleared.

Lane alignment for each channel is achieved through a proprietary lane alignment scheme implemented on the low-speed side interface. The interfaced upstream link partner device needs to implement the lane alignment scheme for the correct link operation. Normal link operation resumes only after lane alignment is achieved.

The two TLK10002 channels are fully independent. They can be operated with different reference clocks, at different data rates, and with different serialization or deserialization ratios.

The low-speed side of the TLK10002 is ideal for interfacing with an FPGA or ASIC located on the same local physical system. The high-speed side is ideal for interfacing with remote systems through an optical fiber, an electrical cable, or a backplane interface. The TLK10002 supports operation with SFP and SFP+ optical modules.

• Dual-Channel, 10-Gbps, Multi-Rate Transceiver
• Supports All CPRI and OBSAI Data Rates From 1 Gbps to 10 Gbps
• Integrated Latency Measurement Function, Accuracy up to 814 ps
• Supports SERDES Operation With up to 10-Gbps Data Rate on the High-Speed Side and up to 5G bps on the Low-Speed Side
• Differential CML I/Os on Both High-Speed and Low-Speed Sides
• Shared or Independent Reference Clock Per Channel
• Loopback Capability on Both High-Speed and Low-Speed Sides, OBSAI Compliant
• Supports Data Retime Operation
• Supports PRBS 27-1, 223-1 and 231-1 and High-Frequency, Low-Frequency, Mixed-Frequency, and CRPAT Long and Short Pattern Generation and Verification
• Two Power Supplies: 1-V Core, and 1.5-V or 1.8-V I/O
• Transmit De-Emphasis and Receive Adaptive Equalization to Allow Extended Backplane or Cable Reach on Both High-Speed and Low-Speed Sides
• Programmable Transmit Output Swing on Both High-Speed and Low-Speed Sides.
• Minimum Receiver Differential Input Threshold of 100 mVpp
• Loss-of-Signal (LOS) Detection
• Interface to Backplanes, Passive and Active Copper Cables, or SFP/SFP+ Optical Modules
• Hot Plug Protection
• JTAG; IEEE 1149.1 Test Interface
• MDIO; IEEE 802.3 Clause-22 Support
• 65-nm Advanced CMOS Technology
• Industrial Ambient Operating Temperature (–40°C to 85°C) at Full Rate
• Power Consumption: 1.6 W Typical
• Device Package: 13-mm × 13-mm, 144-pin PBGA, 1-mm Ball-Pitch

• Operating temperature range (C)
• -40 to 85

TLK10002的完整型号有：TLK10002CTR，以下是这些产品的关键参数及官网采购报价：

TLK10002CTR，工作温度：-40 to 85，封装：FCBGA (CTR)-144，包装数量MPQ：119个，MSL 等级/回流焊峰值温度：Level-4-260C-72 HR，引脚镀层/焊球材料：SNAGCU，TI官网TLK10002CTR的批量USD价格：24.2（1000+）

TLK10002EVM — TLK10002EVM 评估模块

用于 TLK10002 的主板评估模块。

TLK10002FPGAEVM — TLK10002FPGAEVM 评估模块

用于 TLK10002 的 FPGA 子板

TLK10002SMAEVM — TLK10002SMAEVM 评估模块

TLK10002 SMA 输出子板。

TLK10002 EVM GUI

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表

需要 HSpice (...)