The TMS320C64x+™ DSPs (including the TMS320C6457 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The C6457 device is based on the third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for applications including video and telecom infrastructure, imaging/medical, and wireless infrastructure (WI). The C64x+ devices are upward code-compatible from previous devices that are part of the C6000™ DSP platform.

Based on 65-nm process technology and with performance of up to 9600 million instructions per second (MIPS) [or 9600 16-bit MMACs per cycle] at a 1.2-GHz clock rate, the C6457 device offers cost-effective solutions to high-performance DSP programming challenges. The C6457 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors.

The C64x+ DSP core employs eight functional units, two register files, and two data paths. Like the earlier C6000 devices, two of these eight functional units are multipliers or .M units. Each C64x+ .M unit doubles the multiply throughput versus the C64x core by performing four 16-bit × 16-bit multiply-accumulates (MACs) every clock cycle. Thus, eight 16-bit × 16-bit MACs can be executed every cycle on the C64x+ core. At a 1.2-GHz clock rate, this means 9600 16-bit MMACs can occur every second. Moreover, each multiplier on the C64x+ core can compute one 32-bit × 32-bit MAC or four 8-bit × 8-bit MACs every clock cycle.

The C6457 device includes Serial RapidIO®. This high-bandwidth peripheral dramatically improves system performance and reduces system cost for applications that include multiple DSPs on a board, such as video and telecom infrastructures and medical/imaging.

The C6457 DSP integrates a large amount of on-chip memory organized as a two-level memory system. The level-1 (L1) program and data memories on the C6457 device are 32KB each. This memory can be configured as mapped RAM, cache, or some combination of the two. When configured as cache, L1 program (L1P) is a direct mapped cache whereas L1 data (L1D) is a two-way set associative cache. The level 2 (L2) memory is shared between program and data space and is 2048KB in size. L2 memory can also be configured as mapped RAM, cache, or some combination of the two. L2 is configurable up to 1MB of cache. The C64x+ Megamodule also has a 32-bit peripheral configuration (CFG) port, an internal DMA (IDMA) controller, a system component with reset/boot control, interrupt/exception control, a power-down control, and a free-running 32-bit timer for time stamp.

The peripheral set includes: an inter-integrated circuit bus module (I₂C); two multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; two 64-bit general-purpose timers (also configurable as four 32-bit timers); a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a 16-pin general-purpose input/output port (GPIO) with programmable interrupt/event generation modes; an 10/100/1000 Ethernet media access controller (EMAC), which provides an efficient interface between the C6457 DSP core processor and the network; a management data input/output (MDIO) module (also part of the EMAC) that continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system; a glueless external memory interface (64-bit EMIFA), which is capable of interfacing to synchronous and asynchronous peripherals; and a 32-bit DDR2 SDRAM interface.

The C6457 device has three high-performance embedded coprocessors [one enhanced Viterbi Decoder Coprocessor (VCP2) and two enhanced Turbo Decoder Coprocessors (TCP2_A and TCP2_B)] that significantly speed up channel-decoding operations on-chip. The VCP2 operating at CPU clock ÷ 3 can decode more than 694 7.95-Kbps adaptive multi-rate (AMR) [K = 9, R = 1/3] voice channels. The VCP2 supports constraint lengths K = 5, 6, 7, 8, and 9, rates R = 3/4, 1/2, 1/3, 1/4, and 1/5, and flexible polynomials, while generating hard decisions or soft decisions. Each TCP2 operating at CPU clock ÷ 3 can decode up to fifty 384-Kbps or eight 2-Mbps turbo encoded channels (assuming 6 iterations). The TCP2 implements the max*log-map algorithm and is designed to support all polynomials and rates required by Third-Generation Partnership Projects (3GPP and 3GPP2), with fully programmable frame length and turbo interleaver. Decoding parameters such as the number of iterations and stopping criteria are also programmable. Communications between the VCP2/TCP2s and the CPU are carried out through the EDMA3 controller.

The C6457 device has a complete set of development tools, which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

• High-Performance Fixed-Point DSP (C6457)
  • 1.18-ns, 1-ns, and 0.83-ns Instruction Cycle Time/li>
  • 850-MHz, 1-GHz, and 1.2-GHz Clock Rate
  • Eight 32-Bit Instructions/Cycle
  • 8000 and 9600 MIPS/MMACS (16-Bits)
  • Case Temperature
    • Commercial:
      • 0°C to 100°C (850 MHz)
      • 0°C to 100°C (1 GHz)
      • 0°C to 95°C (1.2 GHz)
    • Extended:
      • -40°C to 100°C (1 GHz)
      • -40°C to 95°C (1.2 GHz)
• TMS320C64x+? DSP Core
  • Dedicated SPLOOP Instruction
  • Compact Instructions (16-Bit)
  • Instruction Set Enhancements
  • Exception Handling
• TMS320C64x+ Megamodule L1/L2 Memory Architecture:
  • 256K-Bit (32K-Byte) L1P Program Cache [Direct Mapped]
  • 256K-Bit (32K-Byte) L1D Data Cache [2-Way Set-Associative]
  • 16M-Bit (2048K-Byte) L2 Unified Mapped Ram/Cache [Flexible Allocation]
    • Configurable up to 1MB of L2 Cache
  • 512K-Bit (64K-Byte) L3 ROM
  • Time Stamp Counter
• Enhanced VCP2
  • Supports Over 694 7.95-Kbps AMR
  • Programmable Code Parameters
• Two Enhanced Turbo Decoder Coprocessors (TCP2_A and TCP2_B)
  • Each TCP2 Supports up to Eight 2-Mbps 3GPP (6 Iterations)
  • Programmable Turbo Code and Decoding Parameters
• Endianess: Little Endian, Big Endian
• 64-Bit External Memory Interface (EMIFA)
  • Glueless Interface to Asynchronous Memories (SRAM, Flash, and EEPROM) and Synchronous Memories (SBSRAM, ZBT SRAM)
  • Supports Interface to Standard Sync Devices and Custom Logic (FPGA, CPLD, ASICs, etc.)
  • 32M-Byte Total Addressable External Memory Space
• 32-Bit DDR2 Memory Controller (DDR2-667 SDRAM)
• Four 1× Serial RapidIO? Links (or One 4×), v1.3 Compliant
  • 1.25-, 2.5-, 3.125-Gbps Link Rates
  • Message Passing, DirectIO Support, Error Mgmt Extensions, Congestion Control
  • IEEE 1149.6 Compliant I/Os
• EDMA3 Controller (64 Independent Channels)
• 32-/16-Bit Host-Port Interface (HPI)
• Two 1.8-V McBSPs
• 10/100/1000 Mb/s Ethernet MAC (EMAC)
  • IEEE 802.3 Compliant
  • Supports SGMII, v1.8 Compliant
  • 8 Independent Transmit (TX) and 8 Independent Receive (RX) Channels
• Two 64-Bit General-Purpose Timers
  • Configurable as Four 32-Bit Timers
  • Configurable in a Watchdog Timer Mode
• UTOPIA
  • UTOPIA Level 2 Slave ATM Controller
  • 8-Bit Transmit and Receive Operations up to 50 MHz per Direction
  • User-Defined Cell Format up to 64 Bytes
• One 1.8-V Inter-Integrated Circuit (I2C) Bus
• 16 General-Purpose I/O (GPIO) Pins
• System PLL and PLL Controller
• DDR PLL, Dedicated to DDR2 Memory Controller
• Advanced Event Triggering (AET) Compatible
• Trace-Enabled Device
• Supports IP Security
• IEEE-1149.1 and IEEE-1149.6 (JTAG?) Boundary-Scan-Compatible
• 688-Pin Ball Grid Array (BGA) Package (CMH or GMH Suffix), 0.8-mm Ball Pitch
• 0.065-μm/7-Level Cu Metal Process (CMOS)
• 3.3-V, 1.8-V, 1.1-V I/Os, 1.1-V and 1.2-V Internal

All trademarks are the property of their respective owners.

• DSP
• 1 C64x
• DSP MHz (Max)
• 850, 1000, 1200
• CPU
• 32-/64-bit
• Operating system
• DSP/BIOS
• Ethernet MAC
• 10/100/1000
• Rating
• Catalog
• Operating temperature range (C)
• 0 to 100, 0 to 95

TMS320C6457的完整型号有：TMS320C6457CCMH、TMS320C6457CCMH2、TMS320C6457CCMH8、TMS320C6457CCMHA、TMS320C6457CCMHA2，以下是这些产品的关键参数及官网采购报价：

TMS320C6457CCMH，工作温度：0 to 100，封装： (CMH)-688，包装数量MPQ：60个，MSL 等级/回流焊峰值温度：Level-4-245C-72HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320C6457CCMH的批量USD价格：69.52（1000+）

TMS320C6457CCMH2，工作温度：0 to 95，封装： (CMH)-688，包装数量MPQ：60个，MSL 等级/回流焊峰值温度：Level-4-245C-72HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320C6457CCMH2的批量USD价格：83.424（1000+）

TMS320C6457CCMH8，工作温度：0 to 0，封装： (CMH)-688，包装数量MPQ：60个，MSL 等级/回流焊峰值温度：Level-4-245C-72HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320C6457CCMH8的批量USD价格：59.092（1000+）

TMS320C6457CCMHA，工作温度：0 to 0，封装： (CMH)-688，包装数量MPQ：60个，MSL 等级/回流焊峰值温度：Level-4-245C-72HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320C6457CCMHA的批量USD价格：86.9（1000+）

TMS320C6457CCMHA2，工作温度：0 to 0，封装： (CMH)-688，包装数量MPQ：60个，MSL 等级/回流焊峰值温度：Level-4-245C-72HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320C6457CCMHA2的批量USD价格：100.804（1000+）

EINFO-3P-SOM-EVM — eInfochips 模块上系统和 EVM

eInfochips is a product engineering and design services company with over 20 years of experience, 500+ product developments, and over 40M deployments in 140 countries, across the world. The company has delivered turnkey technology solutions for many Fortune 500 companies, across multiple verticals. (...)

发件人： eInfochips

TMDSEMU200-U — Spectrum Digital XDS200 USB 仿真器

Spectrum Digital XDS200 是最新 XDS200 系列 TI 处理器调试探针（仿真器）的首个模型。XDS200 系列拥有超低成本 XDS100 与高性能 XDS560v2 之间的低成本与高性能的完美平衡。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS 调试探针均支持内核和系统跟踪。

Spectrum Digital XDS200 通过 TI 20 引脚连接器（带有适合 TI 14 引脚、TI 10 引脚和 ARM 20 引脚的多个适配器）连接到目标板，而通过 USB2.0 高速连接 (480Mbps) 连接到主机 PC。要在主机 (...)

TMDSEMU560V2STM-U — Blackhawk XDS560v2 系统跟踪 USB 仿真器

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针（仿真器）的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款，同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件，通过捕获相关器件级信息，获得准确的总线性能活动和吞吐量，并对内核和外设进行电源管理。此外，对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器，所有 XDS (...)

LINUXMCSDK — 用于 C66x、C647x 和 C645x 的 Linux MCSDK

C62x/64x FastRTS Library 是优化型浮点函数库，适用于使用 TMS320C62x 或 TMS320C64x 器件的 C 语言编程器。这些例程通常用于计算密集型实时应用，在这些应用中，提高执行速度至关重要。通过将当前的浮点库 (RTS) 函数替换为 FastRTS Library，可以在不重写现有代码的情况下大大加快执行速度。

该版本还包括 FastRTS Library 中可用函数子集的 C 语言实施。C 代码可让用户内联这些函数并获得更高性能。

特性 单精度和双精度数学函数 单精度和双精度转换函数 浮点加法 将浮点值转换为 32 位带符号整数值 将 32 位带符号整数值转换为浮点值 (...)

SPRC264 — TMS320C6000 图像库 (IMGLIB)

C5000/6000 Image Processing Library (IMGLIB) is an optimized image/video processing function library for C programmers. It includes C-callable general-purpose image/video processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

SPRC265 — TMS320C6000 DSP 库 (DSPLIB)

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

SPRC542 — C64x+ IQMath 库 - 虚拟浮点引擎

Texas Instruments TMS320C64x+ IQmath Library is collection of highly optimized and high precision mathematical Function Library for C/C++ programmers to seamlessly port the floating-point algorithm into fixed point code on TMS320C64x+ devices. These routines are typically used in computationally (...)

SPRC924 — 用于 C6457 的芯片支持库

此版本的 TMS320C6457 CSL 包含适用于 C6457 模块的外设编程（功能和寄存器级）API。该 API 集提供了可供更高软件层使用的外设抽象。

ADT-3P-DSPVOIPCODECS — 自适应数字技术 DSP VOIP、语音和音频编解码器

Adaptive Digital 是音质增强算法的开发公司，提供可与 TI DSP 配合使用的一流声学回声消除软件。Adaptive Digital 在算法开发、实施、优化和配置调优方面具有丰富的经验。他们提供适用于语音技术、音质软件、回声消除、会议软件、语音压缩算法的解决方案和即用型解决方案。

如需了解有关 Adaptive Digital 的更多信息，请访问 https://www.adaptivedigital.com。 发件人： Adaptive Digital Technologies, Inc.

COUTH-3P-DSPVOIPCODECS — CouthIT DSP VoIP、语音和音频编解码器

自 1999 年以来，CouthIT 一直帮助客户将其理念转换成强大可靠的实时软件解决方案。CouthIT 许可在 VoIP 以及语音和音频编解码器领域内使用预先构建且高度优化的专用软件模块，并为多媒体应用提供软件优化和定制服务。我们的目标客户是寻求 DSP 平台（包括 TI C5000™ DSP）上嵌入式软件模块支持的 OEM 和 ODM。

如需了解有关 CouthIT 的更多信息，请访问 http://www.couthit.com。 发件人： Couth Infotech Pvt. Ltd.

VOCAL-3P-DSPVOIPCODECS — Vocal Technologies DSP VoIP 编解码器

经过 25 年以上的组装和 C 代码开发，VOCAL 的模块化软件套件可用于各种各样的 TI DSP 产品。产品具体包括 ATA、VoIP 服务器和网关、基于 HPNA 的 IPBX、视频监控、语音和视频会议、语音和数据射频器件、RoIP 网关、政务安全器件、合法拦截软件、医疗设备、嵌入式调制解调器、T.38 传真和 FoIP。

如需了解有关 Vocal Technologies 的更多信息，请访问 https://www.vocal.com。 发件人： VOCAL Technologies, Ltd.

C6457 CMH IBIS Model (Rev. A)

TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)