The TMS320VC5505 is a member of TI's TMS320C5000™ fixed-point Digital Signal Processor (DSP) product family and is designed for low-power applications.

The TMS320VC5505 fixed-point DSP is based on the TMS320C55x™ DSP generation CPU processor core. The C55x™ DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The TMS320VC5505 also includes four DMA controllers, each with 4 channels, providing data movements for 16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to the Address Unit (AU) and Data Unit (DU) resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions along with the 10-bit SAR ADC provide sufficient pins for status, interrupts, and bit I/O for LCD displays, keyboards, and media interfaces. Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals, four Inter-IC Sound (I2S Bus™) modules, one Serial-Port Interface (SPI) with up to 4 chip selects, one I2C multi-master and slave interface, and a Universal Asynchronous Receiver/Transmitter (UART) interface.

The VC5505 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM, NOR, NAND, and SRAM. Additional peripherals include: a high-speed Universal Serial Bus (USB2.0) device mode only, and a real-time clock (RTC). The DMA controller provides data movement for sixteen independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. This device also includesthree general-purpose timers with one configurable as a watchdog timer, and a analog phase-locked loop (APLL) clock generator.

In addition, the VC5505 includes a tightly-coupled FFT Hardware Accelerator. The tightly-coupled FFT Hardware Accelerator supports 8 to 1024-point (in power of 2) real and complex-valued FFTs.

The VC5505 is supported by the industry's award-winning eXpressDSP™, Code Composer Studio™ Integrated Development Environment (IDE), DSP/BIOS™, Texas Instruments' algorithm standard, and the industry's largest third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX™, XDS100™, XDS510™, XDS560™ emulation device drivers, and evaluation modules. The VC5505 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support

• High-Performance, Low-Power, TMS320C55x? Fixed-Point Digital Signal Processor
  • 16.67-, 10-ns Instruction Cycle Time
  • 60-, 100-MHz Clock Rate
  • One/Two Instruction(s) Executed per Cycle
  • Dual Multipliers [Up to 200 Million Multiply-Accumulates per Second (MMACS)]
  • Two Arithmetic/Logic Units (ALUs)
  • Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
  • Fully Software-Compatible With C55x Devices
  • Industrial Temperature Devices Available
• 320K Bytes Zero-Wait State On-Chip RAM, Composed of:
  • 64K Bytes of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit
  • 256K Bytes of Single-Access RAM (SARAM), 32 Blocks of 4K x 16-Bit
• 128K Bytes of Zero Wait-State On-Chip ROM (4 Blocks of 16K x 16-Bit)
  • 16-/8-Bit External Memory Interface (EMIF) with Glueless Interface to:
  • 8-/16-Bit NAND Flash, 1- and 4-Bit ECC
  • 8-/16-Bit NOR Flash
  • Asynchronous Static RAM (SRAM)
• Direct Memory Access (DMA) Controller
  • Four DMA With 4 Channels Each (16-Channels Total)
• Three 32-Bit General-Purpose Timers
  • One Selectable as a Watchdog and/or GP
• Two MultiMedia Card/Secure Digital (MMC/SD) Interfaces
• Universal Asynchronous Receiver/Transmitter (UART)
• Serial-Port Interface (SPI) With Four Chip-Selects
• Master/Slave Inter-Integrated Circuit (I2C Bus?)
• Four Inter-IC Sound (I2S Bus?) for Data Transport
• Device USB Port With Integrated 2.0 High-Speed PHY that Supports:
  • USB 2.0 Full- and High-Speed Device
• LCD Bridge With Asynchronous Interface
• Tightly-Coupled FFT Hardware Accelerator
• 10-Bit 4-Input Successive Approximation (SAR) ADC
• Real-Time Clock (RTC) With Crystal Input, With Separate Clock Domain, Separate Power Supply
• Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB
• Four I/O Isolated Power Supply Domains: RTC I/O, EMIF I/O, USB PHY, and DVDDIO
• Low-Power S/W Programmable Phase-Locked Loop (PLL) Clock Generator
• On-Chip ROM Bootloader (RBL) to Boot From NAND Flash, NOR Flash, SPI EEPROM, or I2C EEPROM
• IEEE-1149.1 (JTAG?) Boundary-Scan-Compatible
• Up to 26 General-Purpose I/O (GPIO) Pins
• (Multiplexed With Other Device Functions)
• 196-Terminal Pb-Free Plastic BGA (Ball Grid Array) (ZCH Suffix)
• 1.05-V Core (60 MHz), 1.8-V, 2.5-V, 2.8-V, or 3.3-V I/Os
• 1.3-V Core (100 MHz), 1.8-V, 2.5-V, 2.8-V, or 3.3-V I/Os
• Applications:
  • Wireless Audio Devices (e.g., Headsets, Microphones, Speakerphones, etc.)
  • Echo Cancellation Headphones
  • Portable Medical Devices
  • Voice Applications
  • Industrial Controls
  • Fingerprint Biometrics
  • Software Defined Radio

All trademarks are the property of their respective owners.

• DSP
• 1 C55x
• DSP MHz (Max)
• 100, 60
• CPU
• 16-bit
• Operating system
• DSP/BIOS, VLX
• Rating
• Catalog

TMS320VC5505的完整型号有：TMS320VC5505ZCH，以下是这些产品的关键参数及官网采购报价：

TMS320VC5505ZCH，工作温度：PropertyValue，封装：NFBGA (ZCH)-196，包装数量MPQ：184个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：SNAGCU，TI官网TMS320VC5505ZCH的批量USD价格：7.56（1000+）

C55XCODECSAUD — 用于 C55x 的音频编解码器 - 软件和文档

The DSP Library (DSPLIB) is a collection of high-level optimized DSP function modules for the C55x DSP platform. This source-code library includes C-callable functions (ANSI-C language compatible) for general signal processing math and vector functions that have been ported to C55x DSPs. The (...)

TELECOMLIB — 用于 TMS320C64x+ 和 TMS320C55x 处理器的电信和媒体库 - FAXLIB、VoLIB 和 AEC/AER

Voice Library- VoLIBprovides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

VC5505 ZCH IBIS Model (Rev. B)

TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)