The iceLynx-Micro (consumer electronics link with integrated microcontroller and physical layer (PHY)) is a high performance 1394 link-layer device designed as a total solution for digitally interfacing advanced audio/video consumer electronics applications. The device is offered in both a DTCP encryption/decryption version (TSB43CA43A and TSB43CA42) and a non-DTCP encryption/decryption version (TSB43CB43).

In addition to supporting transmit and receive of MPEG2 and DSS formatted transport streams with encryption and decryption, iceLynx-Micro supports the IEC 61883-6 and audio music protocol standards for audio format and packetizing, and asynchronous and asynchronous stream (as defined by 1394).

The device also features an embedded ARM7TDMI microprocessor core with access to 256K bytes of internal program memory. The ARM7 is embedded to process 1394 specific transactions, thus significantly reducing the processing power required by the host CPU and the development time required by the user. The ARM7 is accessed from the 16/1-bit host CPU interface, from a UART communication port, or from a JTAG debug port.

The iceLynx-Micro integrated 3-port PHY allows the user enhanced flexibility as two additional devices can be utilized in a system application. The PHY’s speeds are capable of running at 100 Mbps, 200 Mbps, or 400 Mbps. The PHY follows all requirements as stated in the IEEE 1394-1995 and IEEE 1394a-2000 standards.

The TSB43CA43A and TSB43CA42 version of iceLynx-Micro incorporates two M6 baseline ciphers (one per HSDI port) per the 5C specification to support transmit and receive of MPEG2 formatted transport streams with encryption and decryption. The TSB43CB43 version of iceLynx-Micro is identical to the TSB43CA43A without implementation of the encryption/decryption features. The TSB43CB43 device allows customers that do not require the encryption/decryption features to incorporate iceLynx-Micro without becoming DTLA licensees. Both devices support the IEC 61883-6 and audio music protocol standards for audio format and packetizing.

• 1394 Features
  • Integrated 400 Mbps 3-port PHY
  • Compliant with IEEE 1394-1995 and IEEE 1394a-2000 standards
  • Supports bus manager functions and automatic 1394 self-ID verification.
  • Separate Async Ack FIFO decreases the ack-tracking burden on in-CPU and ex-CPU
• DTLA Encryption Support for MPEG2-DVB, DSS, DV, and Audio (TSB43CA43A and TSB43CA42 Only)
  • Two M6 baseline ciphers (one per HSDI port)
    • Content key generation from exchange key
  • AKE acceleration features in hardware
    • Random Number Generator
    • Secure Hash Algorithm, Revision 1 (SHA-1)
  • Other AKE acceleration features
    • Elliptical curve digital signature algorithm (EC-DCA) both signature and verification
    • Elliptical curve Diffie-Hellman (EC-DH), first phase value and shared secret calculation
    • 160-bit math functions
• High Speed Data Interface (HSDI)
  • Two configurable high speed data interfaces support the following audio and video modes:
    • MPEG2-DVB interface
    • MPEG2-DSS interface
    • DV codec interface
    • IEC60958 interface
    • Audio DAC interface
    • SACD interface
• External CPU Interface
  • 16-bit parallel asynchronous I/O-type
  • 16-bit parallel synchronous I/O-type
  • 16-bit parallel synchronous memory type
• Internal ARM7
  • 50-MHz operating frequency
  • 32-bit and thumb (16-bit) mode support
  • UART included for communication
  • 256K bytes of program memory included on chip
  • ARM JTAG included for software debug
• Data Buffers
  • Large 16.5K byte total FIFO
  • Programmable data/space available indicators for buffer flow control
• Hardware Packet Formatting for the Following Standards
  • DVB MPEG2 transport stream (IEC61883-4)
  • DSS MPEG2 transport stream per standard
  • DV Stream (IEC 61883-2) SD-DV
  • Audio over 1394 (IEC 61883-6)
  • Audio Music Protocol (version 1.0 and enhancements)
  • Asynchronous and asynchronous stream (as defined by IEEE 1394)
• Additional Features
  • PID filtering for transmit function (up to 16 separate PIDs per HSDI)
  • Packet insertion – two insertion buffers per HSDI
  • 11 general-purpose inputs/outputs (GPIOs)
  • Interrupt driven to minimize CPU polling.
  • Single 3.3-V supply
  • JTAG interface to support post-assembly scan of device I/O – boundary scan

• Operating temperature range (C)
• -20 to 70

TSB43CB43A的完整型号有：TSB43CB43APGF，以下是这些产品的关键参数及官网采购报价：

TSB43CB43APGF，工作温度：-20 to 70，封装：LQFP (PGF)-176，包装数量MPQ：40个，MSL 等级/回流焊峰值温度：Level-3-260C-168 HR，引脚镀层/焊球材料：NIPDAU，TI官网TSB43CB43APGF的批量USD价格：15.246（1000+）

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表

需要 HSpice (...)