TI代理,常备极具竞争力的充足现货
TI哪些型号被关注? TI热门产品型号
TSB82AA2B的基本参数
快速报价,在行业拥有较高的知名度及影响力
TSB82AA2B的产品详情:

The TSB82AA2B OHCI-Lynx. controller is a discrete 1394b link-layer device, which has been designed to meet the demanding requirements of today's 1394 bus designs. The TSB82AA2B device is capable of exceptional 800M bits/s performance; thus, providing the throughput and bandwidth to move data efficiently and quickly between the PCI and 1394 buses. The TSB82AA2B device also provides outstanding ultra-low power operation and intelligent power management capabilities. The device provides the IEEE 1394 link function and is compatible with 100M bits/s, 200M bits/s, 400M bits/s, and 800M bits/s serial bus data rates.

The TSB82AA2B improved throughput and increased bandwidth make it ideal for today's high-end PCs and open the door for the development of S800 RAID- and SAN-based peripherals.

The TSB82AA2B OHCI-Lynx controller operates as the interface between a 33-MHz/64-bit or 33-MHz/32-bit PCI local bus and a compatible 1394b PHY-layer device (such as the TSB81BA3 device) that is capable of supporting serial data rates at 98.304M, 196.608M, 393.216M, or 786.432M bits/s (referred to as S100, S200, S400, or S800 speeds, respectively). When acting as a PCI bus master, the TSB82AA2B device is capable of multiple cacheline bursts of data, which can transfer at 264M bytes/s for 64-bit transfers or 132M bytes/s for 32-bit transfers after connecting to the memory controller.

Due to the high throughput potential of the TSB82AA2B device, it possible to encounter large PCI and legacy 1394 bus latencies, which can cause the 1394 data to be overrun. To overcome this potential problem, the TSB82AA2B implements deep transmit and receive FIFOs (see Section 1.2, Features, for FIFO size information) to buffer the 1394 data, thus preventing possible problems due to bus latency. This also ensures that the device can transmit and receive sustained maximum size isochronous or asynchronous data payloads at S800.

The TSB82AA2B device implements other performance enhancements to improve overall performance of the device, such as: a highly tuned physical data path for enhanced SBP-2 performance, physical post writing buffers, multiple isochronous contexts, and advanced internal arbitration.

The TSB82AA2B device also implements hardware enhancements to better support digital video (DV) and MPEG data stream reception and transmission. These enhancements are enabled through the isochronous receive digital video enhancements register at TI extension offset A80h (see Section 5.4, Isochronous Receive Digital Video Enhancements Register). These enhancements include automatic time stamp insertion for transmitted DV and MPEG-formatted streams and common isochronous packet (CIP) header stripping for received DV streams.

The CIP format is defined by the IEC 61883-1:1998 specification. The enhancements to the isochronous data contexts are implemented as hardware support for the synchronization timestamp for both DV and audio/video CIP formats. The TSB82AA2B device supports modification of the synchronization timestamp field to ensure that the value inserted via software is not stale-that is, less than the current cycle timer when the packet is transmitted.

The TSB82AA2B performance and enhanced throughput make it an excellent choice for today's 1394 PC market; however, the portable, mobile, and even today's desktop PCs power management schemes continue to require devices to use less and less power, and the TI 1394 OHCI-Lynx product line has continued to raise the bar by providing the lowest power 1394 link-layers in the industry. The TSB82AA2B device represents the next evolution of TI commitment to meet the challenge of power-sensitive applications. The TSB82AA2B device has ultra-low operational power requirements and intelligent power management capabilities that allow it to autonomously conserve power based on the device usage.

One of the key elements for reducing the TSB82AA2B operational power requirements is the TI advanced CMOS process and the implementation of an internal 1.8-V core, which is supplied by an improved integrated 3.3-V to 1.8-V voltage regulator. The TSB82AA2B device implements a next-generation voltage regulator that is more efficient than its predecessors, thus providing an overall reduction in the device operational power requirements especially when operating in D3cold using auxiliary power. In fact, the TSB82AA2B device fully supports D0, D1, D2, and D3hot/cold power states as specified in the PC 2001 Design Guide requirements and the PCI Power Management Specification. PME wake event support is subject to operating system support and implementation.

As required by the 1394 Open Host Controller Interface Specification (OHCI) and IEEE Std 1394a-2000, internal control registers are memory mapped and nonprefetchable. The PCI configuration header is accessed through configuration cycles as specified by the PCI Local Bus Specification, and provides plug-and-play (PnP) compatibility. Furthermore, the TSB82AA2B device is fully compliant with the latest PCI Local Bus Specification, PCI Bus Power Management Interface Specification, IEEE Draft Std 1394b, IEEE Std 1394a-2000, and 1394 Open Host Controller Interface Specification (see Section 1.3, Related Documents, for a complete list).

TSB82AA2B的优势和特性:
  • Single 3.3-V supply (1.8-V internal core voltage with regulator)
  • 3.3-V and 5-V PCI signaling environments
  • Serial bus data rates of 100M bits/s, 200M bits/s, 400M bits/s, and 800M bits/s
  • Physical write posting of up to three outstanding transactions
  • Serial ROM or boot ROM interface supports 2-wire serial EEPROM devices
  • 33-MHz/64-bit and 33-MHz/32-bit selectable PCI interface
  • Multifunction terminal (MFUNC terminal 1)
    • PCI_CLKRUN protocol per the PCI Mobile Design Guide
    • General-purpose I/O
    • CYCLEIN/CYCLEOUT for external cycle timer control for customized synchronization
  • PCI burst transfers and deep FIFOs to tolerate large host latency
    • Transmit FIFO—5K asynchronous
    • Transmit FIFO—2K isochronous
    • Receive FIFO—2K asynchronous
    • Receive FIFO—2K isochronous
  • D0, D1, D2, and D3 power states and PME events per the PCI Bus Power Management Interface Specification
  • Programmable asynchronous transmit threshold
  • Isochronous receive dual-buffer mode
  • Out-of-order pipelining for asynchronous transmit requests
  • Register access fail interrupt when the PHY SYSCLK is not active
  • Initial bandwidth available and initial channels available registers
  • Digital video and audio performance enhancements
  • Fabricated in advanced low-power CMOS process
  • Packaged in 144-terminal LQFP (PGE) or 176-ball MicroStar BGA. (GGW package)

MicroStar BGA and OHCI-Lynx are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

TSB82AA2B的参数(英文):
  • Operating temperature range (C)
  • -40 to 85
TSB82AA2B具体的完整产品型号参数及价格(美元):

TSB82AA2B的完整型号有:TSB82AA2BIPGE、TSB82AA2BPGE,以下是这些产品的关键参数及官网采购报价:

TSB82AA2BIPGE,工作温度:-40 to 85,封装:LQFP (PGE)-144,包装数量MPQ:60个,MSL 等级/回流焊峰值温度:Level-2-260C-1 YEAR,引脚镀层/焊球材料:NIPDAU,TI官网TSB82AA2BIPGE的批量USD价格:8.504(1000+)

TSB82AA2BPGE,工作温度:PropertyValue,封装:LQFP (PGE)-144,包装数量MPQ:60个,MSL 等级/回流焊峰值温度:Level-2-260C-1 YEAR,引脚镀层/焊球材料:NIPDAU,TI官网TSB82AA2BPGE的批量USD价格:7.796(1000+)

轻松满足您的TI芯片采购需求
TSB82AA2B的评估套件:

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助?PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在?PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能,允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表

需要 HSpice (...)

TI代理|TI中国代理 - 国内领先的TI芯片采购平台
丰富的可销售TI代理库存,专业的销售团队可随时响应您的紧急需求,目标成为有价值的TI代理