

ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

平板 PC 和上网本两串联电芯锂离子电池电量监测计及保护 查询样品: bg28400

特性

- 内置于单个封装之中的全集成型电池电量监测计与 模拟监视和保护功能电路
- 两串联电芯锂离子或锂聚合物电池组
- 具有集成型闪存的灵活内存架构
- 零电压及预充电模式
- 完备的可编程保护功能:
 - OV (过压)
 - UV (欠压)
 - SC (短路)
 - **OT** (过温)
 - CIM (电池电量失衡)
- 具有自放电补偿功能的准确 CEDV 监测算法
- 具有两个独立 ADC 的高准确度模拟接口
 - 用于库仑计数的高分辨率 16 位积分器
 - 具有一个 16 通道多路复用器的 16 位ΔΣADC 用于电压、电流和温度监视
- 高侧保护 FET 驱动器
- 全集成型内部时钟合成器 (无需外部组件)
- 符合二线式 SMBus v1.1 规范的通信

- 功耗降低模式 (典型的电池组操作范围条件)
 低功耗
 - 低切杯
 - 关断
- 20 引脚 TSSOP 封装 (符合 RoHS 标准)
- JEITA /增强型充电
- 支持 SHA-1 鉴定响应器 (Authentication Responder)

应用

- 平板 PC
- SlatePC (平板电脑的一种,不具备键盘,屏幕尺 寸介于手机与笔记本电脑之间)
- 上网本/笔记本电脑
- 智能本 (Smartbook, 介乎于智能手机和上网本 之间的一种全新数字终端)

说明

bq28400器件是一款采用单个 TSSOP 封装的全集成型电池电量监测计和模拟监视管理解决方案,可对两串联电芯锂离子电池组提供保护和控制。

通过实现基于快速响应模拟硬件的监视和控制与一个集成型快速 CPU 的最优平衡,造就了理想的包型 (pack-based) 或系统内 (in-system) 锂离子电池解决方 案。 另外,bq28400 还提供了灵活的用户可编程设定 值(存储于闪存之中),用于控制诸如过流、短路、欠 压/过压及过温/欠温条件等关键的系统参数。

bq28400 通过一个与二线式 SMBus 1.1 规范兼容的接口与系统主机进行通信,从而提供了电池组操作的高准确度报告及控制。FET 驱动器和 TSSOP 封装实现了成本较低且占位面积小巧的解决方案,以及简单的布局和狭窄电池组 PCB 上的布线。

提供的选项

Ŧ	封	装 ⁽¹⁾
'A	20 引脚 TSSOP (PW) 套管包装	20 引脚 TSSOP (PW) 卷带包装
-40℃至 85℃	bq28400PW ⁽²⁾	bq28400PWR ⁽³⁾

(1) 如欲了解最新封装及订购信息,敬请查看本文档末的"封装选项附录",或登录 TI 网站: www.ti.com。

(2) 单根套管所容纳的芯片数量为 50 片。

(3) 单卷带数量是 2000 颗。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bq28400


ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010



www.ti.com.cn


These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAM and TYPICAL IMPLEMENTATION





ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010



PIN FUNCTIONS

PIN NAME	PIN NUMBER	TYPE ⁽¹⁾	DESCRIPTION
BAT	1	Р	Alternate supply input
DSG	2	0	P-channel discharge FET gate drive
VC1	3	AI	Sense input for the most positive cell. Also external cell balancing drive output for the most positive cell
VC2	4	AI	Sense input for the lowest cell. Also external cell balancing drive output for the lowest cell
VSS	5	Р	Device ground
SRP	6	AI	Differential Coulomb Counter input or SRP oversampled ADC input
SRN	7	AI	Differential Coulomb Counter input or SRN oversampled ADC input
TS1	8	I	Thermistor 1 input. Connect NTC from this pin to VSS pin
CB_EN	9	0	Output signal to control cell balancing
SMBD	10	I/OD	SBS data
NC	11	_	No connection, leave floating
SMBC	12	I/OD	SBS clock
PRES	13	I	System present
RBI	14	Р	RAM backup pin to provide backup potential to the internal DATA RAM if power is momentarily lost, by using a capacitor attached between RBI and VSS
VSS	15	Р	Device ground
REG27	16	Р	2.7-V regulator. Connect a capacitor between REG27 and VSS
FUSE	17	0	Push-pull fuse circuit drive
ZVCHG	18	0	P-channel precharge FET gate drive
CHG	19	0	P-channel charge FET gate drive
PACK	20	Р	Alternate supply input

(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output

ZHCS296A-OCTOBER 2010-REVISED DECEMBER 2010



www.ti.com.cn

THERMAL INFORMATION

		bq28400	
	THERMAL METRIC ⁽¹⁾	PW	UNITS
		20 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	91.7	
θ _{JC(top)}	Junction-to-case(top) thermal resistance (3)	20.4	
θ _{JB}	Junction-to-board thermal resistance (4)	45.6	°C 44/
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	43.3	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance (7)	n/a	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

		Value/Unit
Supply voltage range, V _{MAX}	PACK w.r.t. V _{SS}	–0.3 to 34 V
	VC1, BAT	V _{VC2} –0.3 to V _{VC2} + 8.5 or 34 V, whichever is lower
	VC2	V_{VSRP} –0.3 to V_{VSRP} + 8.5 V
	SRP, SRN	–0.3 to V _{REG27}
	General Purpose open-drain I/O pins: SMBD, SMBC	$V_{\rm SS}$ –0.3 V to 6 V
Input voltage range, V _{IN}	General Purpose push-pull I/O pins: TS1, PRES, CB_EN	–0.3 V to V _{REG27} + 0.3 V
	Input voltage range to all other pins, V_{IN} relative to V_{SS}	–0.3 V to V _{REG27} + 0.3 V
	DSG, CHG, ZVCHG	–0.3 to BAT
	FUSE	–0.3 to [BAT or PACK] (whichever is lower)
	RBI, REG27	–0.3 to 2.75 V
Maximum Operational VSS current, I _{SS}		50 mA
Ambient Temperature, T _A		–20 to 110°C
Storage temperature range, T _{STG}		–65 to 150°C
ESD Liuman Bady Madal ⁽²⁾	All pins except VC1 and VC2	2 kV
ESD Human Body Model ⁽²⁾	VC1 and VC2	1 kV
ESD Machine Model	All pins	200 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin.



ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
	Supply veltage	PACK			V _{BAT} + 5	V
	Supply voltage	BAT	3.8		V _{VC2} + 5	v
V _(STARTUP)	Minimum startup voltage	Start up voltage at PACK		5.2	5.5	V
		VC1, BAT	V _{VC2}		V _{VC2} + 5	V
		VC2	V _{VSRP}		V _{VSRP} + 5	V
V _{IN}	Input Voltage Range	VC1 – VC2	0		5	V
		PACK			18.75	V
		SRP to SRN	-0.3		1	V
C _(REG27)	External 2.7 V REG capacitor		1			μF
T _{OPR}	Operating temperature		-20		85	°C

ELECTRICAL CHARACTERISTICS

Typical values stated where $T_A = 25^{\circ}$ C and $V_{BAT} = V_{PACK} = 7.2$ V, Min/Max values stated where $T_A = -20^{\circ}$ C to 85°C and $V_{BAT} = V_{PACK} = 3.8$ V to 18.75 V over operating free-air temperature range (unless otherwise noted)

1	PARAMETER	TEST CONDITION ⁽¹⁾	MIN	TYP	MAX	UNIT
General Pu	rpose I/O	L		1 1		
V _{IH}	High-level input voltage	SMBD, SMBC, PRES	2			V
V _{IL}	Low-level input voltage	SMBD, SMBC, PRES			0.8	V
V _{OH}	Output voltage high	$\overline{\text{PRES}}$, I _L = -0.5 mA	V _{REG27} – 0.5			V
M		$V_{BAT} = 3.8 \text{ V to } 9 \text{ V}, C_L = 1 \text{ nF}$	3	$V_{BAT} - 0.3$	8.6	V
V _{OH(FUSE)}	High level Fuse output	$V_{BAT} = 9 V$ to 10 V, $C_L = 1 nF$	7.5	8	9	
t _{R(FUSE)}	FUSE output rise time	$C_L = 1 \text{ nF}, V_{OH(FUSE)} = 0 \text{ V to 5 V}$			10	μs
I _{O(FUSE)}	FUSE output current	FUSE active	-3			mA
Z _{O(FUSE)}	FUSE output impedance			2	6	kΩ
V _{FUSE_DET}	FUSE Detect Input Voltage		0.8	2	3.2	V
V _{OL}	Low-level output voltage	SMBD, SMBC, TS1, $I_L = 7 \text{ mA}$			0.4	V
CIN	Input capacitance			5		pF
I _(VOUT)	VOUT source currents	V_O active, $V_O = V_{REG27} - 0.6 V$	-3			mA
I _{LKG(VOUT)}	VOUT leakage current	V _O inactive	-0.2		0.2	μA
I _{LKG}	Input leakage current	SMBD, SMBC, PRES, TS1			1	μA
R _{PD(SMBx)}	SMBD and SMBC, pull-down resistor	$T_A = -20^{\circ}C$ to $100^{\circ}C$	600	950	1300	kΩ
R _{PAD}	Pad resistance	TS1		87	110	Ω
Supply Cur	rent	L				
I _{cc}	Normal Mode	No flash memory write, No I/O activity		400		μA
I _{LPM}	Low-Power Mode	CPU=HALT CHG=DSG=PCHG=OFF LDO ON but no load, no communication, BAT = 7.2 V		55		μA
I _{SHUTDOWN}	Shutdown Mode	$T_A = -20^{\circ}C$ to $110^{\circ}C$		0.5	1	μA
REG27 Pow	ver On Reset					
V _{REG27IT}	Negative-going voltage	input, at REG27	2.22	2.29	2.34	V
V _{REG27IT+}	Positive-going voltage i	nput, at REG27	2.25	2.5	2.6	V
Flash						
	Data retention		10			Years

(1) By default: SMBus has internal pull-down.

ZHCS296A – OCTOBER 2010 – REVISED DECEMBER 2010



www.ti.com.cn

ELECTRICAL CHARACTERISTICS (接下页)

Typical values stated where $T_A = 25^{\circ}$ C and $V_{BAT} = V_{PACK} = 7.2$ V, Min/Max values stated where $T_A = -20^{\circ}$ C to 85°C and $V_{BAT} = V_{PACK} = 3.8$ V to 18.75 V over operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITION ⁽¹⁾	MIN	TYP	MAX	UNIT
	Flash programming write-cycles		20k			Cycles
t _{ROWPROG}	Row programming time				2	ms
t _{MASSERASE}	Mass-erase time				250	
t _{PAGEERASE}	Page-erase time				25	
I _{CC(PROG)}	Flash-write supply current			4	6	mA
I _{CC(ERASE)}	Flash-erase supply	$T_A = -40^{\circ}C$ to $0^{\circ}C$		8	22	
	current	$T_A = 0^{\circ}C$ to $85^{\circ}C$		3	15	
RAM Backu	p					
. RBI data-retention		$V_{RBI} > V_{(RB) MIN}$, $V_{REG27} < V_{REG27IT_{-}}$, $T_A = 70^{\circ}C$ to 110°C		20	1500	- 0
I _(RBI)	input current	$ \begin{array}{l} V_{RBI} > V_{(RBI) MIN}, V_{REG27} < V_{REG27IT_{-}}, \\ T_A = -20^{\circ}C \ to \ 70^{\circ}C \end{array} $			500	- nA
V _(RBI)	RBI data-retention vo	ltage ⁽²⁾	1			V
Internal LDC)					
V _{REG}	Regulator output voltage	I_{REG27} = 10 mA, T_A = -20°C to 85°C	2.5	2.7	2.75	V
		PACK and BAT \leq 4.5 V, T _A = -20°C to 110°C	3			
I _{REG}	Regulator Output	4.5 V < PACK and BAT \leq 6.8 V	10			mA
REG	Current	6.8 V < PACK and BAT \leq 18.7 5 V, T _A = -20°C to 70°C	16			
$\Delta V_{(REGTEMP)}$	Regulator output change with temperature	I_{REG} = 10 mA, T_A = -20°C to 85°C		±0. 5%		
$\Delta V_{(REGLINE)}$	Line regulation	I _{REG} = 10 mA		±2	±4	mV
$\Delta V_{(REGLOAD)}$	Load regulation	I _{REG} = 0.2 to 10 mA		±20	±40	mV
I(REGMAX)	Current limit		25		50	mA

(2) Specified by design. Not production tested.



ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

www.ti.com.cn

ELECTRICAL CHARACTERISTICS (接下页)

Typical values stated where $T_A = 25^{\circ}$ C and $V_{BAT} = V_{PACK} = 7.2$ V, Min/Max values stated where $T_A = -20^{\circ}$ C to 85°C and $V_{BAT} = V_{PACK} = 3.8$ V to 18.75 V over operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITION ⁽¹⁾	MIN	TYP	MAX	UNIT
SRx Wake f	rom Sleep					
		V _{WAKE} = 1.2 mV	0.2	1.2	2	
		V _{WAKE} = 2.4 mV	0.4	2.4	3.6	.,
V _{WAKE_ACR}	Accuracy of V _{WAKE}	V _{WAKE} = 5 mV	2	5	6.8	mV
		V _{WAKE} = 10 mV	5.3	10	13	
V _{WAKE_TCO}	Temperature drift of V _V	VAKE ACCURACY		0.5		%/°C
t _{WAKE}	Time from application of	of current and wake of bq28400		0.2	1	ms
Coulomb C	ounter					
	Input voltage range		-0.20		0.25	V
	Conversion time	Single conversion		250		ms
	Effective resolution	Single conversion	15			Bits
	Integral nonlinearity	$T_A = -20 \text{ to } 85^{\circ}\text{C}$		±0.007	±0.034	%FSR
	Offset error (3)	$T_A = -20 \text{ to } 85^{\circ}\text{C}$		10		μV
	Offset error drift			0.3	0.5	µV/°C
	Full-scale error (4)		-0.8%	0.2%	0.8%	
	Full-scale error drift				150	PPM/°C
	Effective input resistance	ADC enabled	2.5			MΩ
ADC						
	Input voltage range for	TS1	-0.2		0.8 x V _{REG27}	V
	Conversion time			31.5		ms
	Resolution (no missing	codes)	16			Bits
	Effective resolution			15		Bits
	Integral nonlinearity	-0.1 V to 0.8 x V _{ref}			±0.020	%FSR
	Offset error (5)			70	160	μV
	Offset error drift			25		µV/°C
	Full-scale error	V _{IN} = 1 V	-0.8%	±0.2%	0.4%	
	Full –scale error drift				150	PPM/°C
	Effective input resistan	се	8			MΩ
External Ce	II Balance Drive					
P	Internal pull-down resistance for external	Cell balance ON for VC1, VCx – VCx + 4 V, where $x = 1$ to 2		3.7		- kΩ
R _{BAL_drive}	cell balance	Cell balance ON for VC2, VCx – VCx + 4 V, where $x = 1$ to 2		1.75		K77
Cell Voltage	Monitor					
	CELL Voltage	$T_A = -10^{\circ}C$ to $60^{\circ}C$		±10	±20	
	Measurement Accuracy	$T_A = -20^{\circ}C \text{ to } 85^{\circ}C$		±10	±35	mV

(3) Post-Calibration Performance

(4) Uncalibrated performance. This gain error can be eliminated with external calibration.

(5) Channel to Channel Offset

ZHCS296A – OCTOBER 2010 – REVISED DECEMBER 2010



www.ti.com.cn

ELECTRICAL CHARACTERISTICS (接下页)

Typical values stated where $T_A = 25^{\circ}$ C and $V_{BAT} = V_{PACK} = 7.2$ V, Min/Max values stated where $T_A = -20^{\circ}$ C to 85°C and $V_{BAT} = V_{PACK} = 3.8$ V to 18.75 V over operating free-air temperature range (unless otherwise noted)

R Internal resistorInternal resistor1820kΩInternal Thermal ShutdownMaximum REG27 temperature (6)125175°CT_MAXMaximum REG27 temperature (6)1010°CCurrent Protection Thresholds1010mVCurrent Protection threshold voltage range, typical50200mVQ(CCD)OCD detection threshold voltage program step10mVV(SCCT)SCC detection threshold voltage range, typical-100-300mVV(SCCT)SCC detection threshold voltage program step-50mVV(SCCT)SCD detection threshold voltage program step50mVV(SCCT)SCC detection threshold voltage program step-50mVV(SCCT)SCD detection threshold voltage program step-100450mVV(SCCT)SCD detection threshold voltage program step-1010mVV(SCDE,T)SCD, SCC, and OCD offset-1010mVV(SCDE,Fr)SCD, SCC, and OCD offset-10%10%Current in discharge delay131msIqcCDD_STEPOCDD Step options2msscccDms122µsIqcCDD_STEPSCD Step options122µs122µsIqcCDD_STEPSCD Step options61µsµsIqcCD_STEPCurrent fault detectV_SRP-SRN = V_THRESH + 12.5 mV, T_A = -20°C to 85°C35160µsIqcCD_STEPCurrent fault detectV_SRP-SRN = V_THRESH + 12.5 mV, T_A	P	ARAMETER	TEST CONDITION ⁽¹	1)	MIN	TYP	MAX	UNIT
Thermistor Measurement Support 4230 PPM/ Rest Internal resistor drift 4230 PPM/ Rest Internal resistor drift 4230 PPM/ Rest Internal resistor drift 125 175 C Totacoble 100 mV Current Protection Thresholds Voltage and soft with a program step 100 mV V(accn) SCC detection threshold voltage program step -00 mV V(accn) SCC detection threshold voltage program step -10 mV V(accn) SCC detection threshold voltage program step -10 mV V(accn) SCC detection threshold voltage program step -10 mV V(accn) SCC detection threshold voltage program step -10 mV V(accn) SCD SCC, and CCD affect -10 V(accn)	Internal Terr	perature Sensor						
Ranke Internal resistor drift 4230 PPM/ R Internal resistor 18 20 KQ Tranx Maximum REG27 temperature ⁽⁰⁾ 125 175 C Tranx Recovery hysteresis temperature ⁽⁰⁾ 125 10 C Uncoment Protection Thresholds 50 200 mV V(000) OCD detection threshold voltage range, typical 50 200 mV V(000) SCC detection threshold voltage range, typical -100 -300 mV V(000) SCC detection threshold voltage range, typical 00 450 mV V(000) SCC detection threshold voltage range, typical 100 mV mV V(000) SCC detection threshold voltage range, typical 100 mV mV V(000) SCC detection threshold voltage range, typical 100 mV mV V(000) SCC detection threshold voltage range, typical 100 mV mV V(000) SCC detection threshold voltage range, typical 100 mV mV	T _{INT}	Temperature sensor ac	ccuracy			±3%		°C
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Thermistor I	Measurement Support						
R Internal TestInternal Test <th< td=""><td>R_{ERR}</td><td>Internal resistor drift</td><td></td><td></td><td></td><td>±230</td><td></td><td>PPM/°C</td></th<>	R _{ERR}	Internal resistor drift				±230		PPM/°C
$ \begin{array}{c c c c c c c } \hline T_{MAC} & Maximum REG27 temperature $$$$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	R	Internal resistor				18	20	kΩ
$\begin{tabular}{ c c c c } \hline $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $	Internal The	rmal Shutdown			I.			1
$\begin{tabular}{ c c c c } \hline $ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	T _{MAX}	Maximum REG27 temp	perature ⁽⁶⁾		125		175	
$\begin{array}{ c c c c c } & OCD detection threshold voltage program step & 10 mV \\ V(SCD) & SCC detection threshold voltage program step & -100 - 300 mV \\ V(SCD) & SCC detection threshold voltage program step & -50 mV \\ V(SCD) & SCC detection threshold voltage range, typical & 100 450 mV \\ V(SCD) & SCC detection threshold voltage range, typical & 100 450 mV \\ V(SCD) & SCD detection threshold voltage range, typical & 100 450 mV \\ V(SCD) & SCD detection threshold voltage range, typical & 100 450 mV \\ V(SCD) & SCD detection threshold voltage range, typical & -100 10 mV \\ V(SCD) & SCD detection threshold voltage range, typical & -100 10 mV \\ V(SCD) & SCD SCC, and OCD offset & -100 10 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & V(SCD) & -100 & 100 mV \\ V(SCD) & -100 & 100 mV \\ V(SCD) & -100 & -100 mV \\ V(SCD) &$	T _{RECOVER}	Recovery hysteresis te	mperature ⁽⁶⁾			10		°С
$\begin{split} & \begin{tabular}{ c $	Current Pro	tection Thresholds						1
$\begin{split} & \text{M}_{\text{GCD}} & \text{GCD} detection threshold voltage program step $$ -100 $$ -100 $$ -300 $$ mV $$ My_{\text{GCD}} & \text{GCC} detection threshold voltage range, typical $$ -100 $$ -100 $$ -300 $$ mV $$ My_{\text{GCD}} & \text{GCD} detection threshold voltage program step $$ -10 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$ 0 $$$	V _(OCD)	OCD detection thresho	ld voltage range, typical		50		200	mV
$\begin{array}{ c c c c c } & SCC detection threshold voltage program step & -50 & mV \\ M_{SCCT} & SCC detection threshold voltage program step & 50 & mV \\ M_{SCCT} & SCD detection threshold voltage program step & -10 & 100 & 450 & mV \\ M_{SCR} & SCD, SCC, and OCD offset & -10 & 10 & mV \\ M_{SCR} & SCD, SCC, and OCD scale error & -10% & 10% & -10% & -10% & 10% & -10% & -10% & 10% & -10% $	ΔV _(OCDT)	OCD detection thresho	ld voltage program step			10		mV
$ \begin{array}{ c c c c c } & SCC detection threshold voltage program step & -50 & mV \\ \hline M_{GCCT} & SCD detection threshold voltage program step & 50 & mV \\ \hline M_{GCCT} & SCD detection threshold voltage program step & 50 & mV \\ \hline M_{GCCT} & -10 & 100 & MV \\ \hline M_{(SCRT)} & SCD, SCC, and OCD offset & -100 & 10 & mV \\ \hline M_{(SCRT)} & SCD, SCC, and OCD scale error & -10% & 10% & -10% & 10% \\ \hline Current Protection Timing \\ \hline M_{(SCCD, STE)} & Overcurrent in discharge delay & 1 & 31 & ms \\ \hline M_{(SCCD, STE)} & OCD Step options & -2 & ms \\ \hline M_{(SCCD, STE)} & SCD Step options & -12 & \mus \\ \hline M_{(SCCD, STE)} & SCD Step options & -122 & -10$	V _(SCCT)	SCC detection thresho	ld voltage range, typical		-100		-300	mV
$ \begin{array}{ c c c } & c c c & c c c & c c c & c c c & c c c & c c c & c c c & c c c c$		SCC detection thresho	ld voltage program step			-50		mV
$ \begin{array}{c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V _(SCDT)	SCD detection thresho	ld voltage range, typical		100		450	mV
$\begin{array}{c c c c c c c } SCD, SCC, and OCD offset & -10 & 10 & mV \\ \hline \mbox{Moreal} Product on Timing & -10\% & 10\% \\ \hline \mbox{Moreal} Product on Timing & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current Protection Timing } & -10\% & 10\% \\ \hline \mbox{Current fault discharge delay } & 0 & 1830 & \mus \\ \hline \mbox{SccDD Step options } & -12\% & -12\% & \mus \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -12\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -11\% \\ \hline \mbox{SccD Step options } & -2\% & -2\% \\ \hline \mbox{SccD Step options } & -2\% \\ \hline \mbox{SccD Step options } & -2\% & -2\% \\ \hline \mbox{SccD Step options } & -2\% \\ \hline \mbox{Scc SccD Step options } & -2\% \\ \hline \mbox{Scc SccD Step option } & -2\% \\ \hline \mbox{Scc SccD Step option } & -2\% \\ \hline \$	ΔV _(SCDT)					50		mV
$\begin{array}{c c c c c c } & SCD, SCC, and OCD scale error & -10% & 10\% \\ \hline \mbox{Current In discharge delay} & & 1 & 31 & ms \\ \hline \mbox{Idcod}, STEP) & Overcurrent in discharge delay & & 0 & 1830 & \mus \\ \hline \mbox{Idcod}, STEP) & SCDD Step options & & 0 & 1830 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 1830 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 0 & 915 & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & 61 & & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & & 61 & & \mus \\ \hline \mbox{Idscod}, STEP) & SCDD Step options & & & & & & & & & & & & & & & & & & &$		SCD, SCC, and OCD of	offset		-10		10	mV
$\begin{tabular}{ ccccccc } \hline Current in discharge delay $$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ 0$ $		SCD, SCC, and OCD s	scale error		-10%		10%	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								1
$ \begin{array}{c c c c c c c } \hline \mbox{OCDD Step options} & 2 & ms \\ \hline \mbox{IscC00} & Short circuit in discharge delay & 0 & 1830 & \mus \\ \hline \mbox{IscC00, STEP} & SCDD Step options & 122 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 0 & 915 & \mus \\ \hline \mbox{IscC0, STEP} & SCDD Step options & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $		Overcurrent in discharg	ge delay		1		31	ms
$ \frac{\text{Scod}}{\text{Scod}} & \frac{\text{Shot circuit in discharge delay}}{\text{Scod} \text{Stop options}} & \frac{0}{122} & \frac{1}{\mu \text{scol}} & $		OCDD Step options				2		ms
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Short circuit in discharg	ge delay		0		1830	μs
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		SCDD Step options				122		μs
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	/	Short circuit in charge	delay		0		915	μs
$ \begin{array}{c c} \hline \label{eq:charge} \begin{tabular}{ c c c c c c c } \hline \label{eq:charge} & Current fault detect time & V_{SRP-SRN} = V_{THRESH} + 12.5 mV, \\ \hline \end{tabular} \en$		SCCD Step options				61		μs
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Current fault detect	V _{SRP-SRN} = V _{THRESH} + 12.5 mV,			25	160	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	(DETECT)	time					160	μs
$ V_{O(FETON)} \left(\begin{array}{c} Output voltage, \\ charge and discharge \\ FETs on \\ FETs on \\ \end{array} \right) \left(\begin{array}{c} V_{O(FETONDSG)} = V_{(BAT)} - V_{(DSG)}, \\ BAT = 7.2 \ V^{(7)} \\ \hline V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \\ R_{GS} = 1 \ M\Omega, \ T_{A} = -20 \ to \ 110^{\circ}C, \\ R_{GS} = 1 \ M\Omega, \ T_{A} = -20 \ to \ 110^{\circ}C, \\ R_{GS} = 1 \ M\Omega, \ T_{A} = -20 \ to \ 110^{\circ}C, \\ PACK = 7.2 \ V^{(7)} \\ \hline V_{O(FETONEG)} = V_{(PACK)} - V_{(CHG)}, \\ R_{GS} = 1 \ M\Omega, \ T_{A} = -20 \ to \ 110^{\circ}C, \\ PACK = 7.2 \ V^{(7)} \\ \hline V_{O(FETOFEG)} = V_{(BAT)} - V_{(DSG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ BAT = 7.2 \ V \\ \hline V_{O(FETOFEG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_{A} = -20^{\circ}C \ to \ 110^{\circ}C, \ PACK = 7.2 \ V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{CHG} = 10\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 10\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 10\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90\% \ to \ 40 \ 200 \\ \hline V_{CHG} = 90$	t _{ACC}	circuit delay time	Accuracy of typical delay time with no WDI i	input	-50%		50%	
$V_{O(FETON)} V_{O(FETON)} V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \\ PAT = 7.2 V^{(7)} \\ PAT = 7.2 V^{(7)} \\ PAT = 7.2 V^{(7)} \\ PACK = 7.2 V^{(7)} \\ \hline V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \\ PACK = 7.2 V^{(7)} \\ \hline V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \\ PACK = 7.2 V^{(7)} \\ \hline V_{O(FETOFS)} = V_{(BAT)} - V_{(DSG)}, \\ \hline V_{ACK} = 7.2 V^{(7)} \\ \hline V_{O(FETOFFDSG)} = V_{(BAT)} - V_{(DSG)}, \\ \hline V_{ACK} = 7.2 V^{(7)} \\ \hline V_{O(FETOFFDSG)} = V_{(BAT)} - V_{(DSG)}, \\ \hline V_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, BAT = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline T_{A} = -20^{\circ}C \text{ to } 110^{\circ}C, PACK = 7.2 V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ 200 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ 200 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG} = 90\% \text{ to } 40 \\ \hline V_{CHG$	P-CH FET D	rive						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V		$ \begin{array}{l} V_{O(FETONDSG)} = V_{(BAT)} - V_{(DSG)}, \\ R_{GS} = 1 \ M\Omega, \ T_A = -20 \ to \ 110^{\circ}C, \\ BAT = 7.2 \ V^{(7)} \end{array} $		6	6.5	BAT	v
$\begin{array}{c c} V_{O(FETOFF)} & Output voltage, \\ charge and discharge \\ FETs off \end{array} & \begin{array}{c c} T_A = -20^\circ \text{C to } 110^\circ \text{C}, \text{ BAT = 7.2 V} & 0.2 & V \\ \hline V_{O(FETOFFCHG)} = V_{(PACK)} - V_{(CHG)}, \\ T_A = -20^\circ \text{C to } 110^\circ \text{C}, \text{ PACK = 7.2 V} & 0.2 & V \\ \hline \end{array} & \begin{array}{c c} VDSG: 10\% \text{ to} \\ 90\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 10\% \text{ to} \\ 90\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 10\% \text{ to} \\ 90\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 10\% \text{ to} \\ 90\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ 10\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ 10\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ 10\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ 10\% & 40 & 200 \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \\ \hline \end{array} & \begin{array}{c c} VDSG: 90\% \text{ to} \end{array} & \begin{array}{c c} VDSG: 90\%$	VO(FETON)		$ \begin{array}{l} V_{O(FETONCHG)} = V_{(PACK)} - V_{(CHG)}, \\ R_{GS} = 1 \ M\Omega, \ T_A = -20 \ to \ 110^\circ C, \\ PACK = 7.2 \ V^{(7)} \end{array} $		6	6.5	PACK	v
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	VO(FETOFE)		$T_A = -20^{\circ}C$ to 110°C, BAT = 7.2 V				0.2	V
$ \frac{90\%}{VCHG: 10\% \text{ to } \frac{40}{200}}{\frac{90\%}{90\%}} \frac{40}{200} $ $ \frac{90\%}{VCHG: 10\% \text{ to } \frac{40}{90\%}}{\frac{90\%}{90\%}} \frac{40}{200} $ $ \frac{10\%}{90\%} \frac{10\%}{10\%} 10\%$	O(FEIOFF)						0.2	V
$\frac{VCHG: 10\% \text{ to}}{90\%} = \frac{40}{200} \mu\text{s}$ $\frac{VDSG: 90\% \text{ to}}{10\%} = \frac{40}{200} \mu\text{s}$ $\frac{VDSG: 90\% \text{ to}}{10\%} = \frac{40}{200} \mu\text{s}$	t.	Rise time	C ₁ = 4700 pF	90%		40	200	
$C_L = 4700 \text{ pF}$ Fall time $C_L = 4700 \text{ pF}$ $VDSG : 90\% \text{ to} 40 200 \text{ VCHG: 90\% to} 40 VCHG: 90\% $	1			90%		40	200	us
VCHG: 90% to 40 200	t _f	Fall time $C_1 = 4700 \text{ pS}$		10%		40	200	
	•					40	200	

(6) Specified by design. Not production tested.

(7) For a V_{BAT} or V_{PACK} input range of 3.8 V to 18.75 V, MIN $V_{O(FETON)}$ voltage is 9 V or $V_{(BAT)} - 1$ V, whichever is less.



ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

www.ti.com.cn

ELECTRICAL CHARACTERISTICS (接下页)

Typical values stated where $T_A = 25^{\circ}$ C and $V_{BAT} = V_{PACK} = 7.2$ V, Min/Max values stated where $T_A = -20^{\circ}$ C to 85°C and $V_{BAT} = V_{PACK} = 3.8$ V to 18.75 V over operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITION ⁽¹⁾		MIN	TYP	MAX	UNIT
Pre-Charge/	ZVCHG FET Drive						
V _(PreCHGON)	$ \begin{array}{l} V_{O(PreCHGON)} = \\ V_{(PACK)} - V_{(ZVCHG)}, \\ \text{pre-charge FET on} \end{array} \right. \ensuremath{(8)}^{(8)} $	R_{GS} = 1 MΩ, V_{PACK} = 10 V		9	9.5	10	v
V _(PreCHGOFF)	Output voltage, pre-charge FET off ⁽⁸⁾	$R_{GS} = 1 M\Omega$, $T_A = -20^{\circ}C$ to $110^{\circ}C$				V _{BAT} – 0.5	V
t _r	Rise time	$\begin{array}{l} C_L = 4700 \ p\text{F}, \\ R_G = 5.1 \ k\Omega \end{array}$	V _{ZVCHG} : 10% to 90%		80	200	μs
t _f	Fall time	$\begin{array}{l} C_L = 4700 \text{ pF}, \\ R_G = 5.1 \text{ k}\Omega \end{array}$	V _{ZVCHG:} 90% to 10%		1.7		ms
SMBus							
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle		10		100	kHz
f _{MAS}	SMBus master clock frequency	Master mode, no clock low slave extend	1		51.2		kHz
t _{BUF}	Bus free time between	start and stop		4.7			μs
t _{HD:STA}	Hold time after (repeate	ed) start		4			μs
t _{SU:STA}	Repeated start setup ti	me		4.7			μs
t _{SU:STO}	Stop setup time			4			μs
t _{HD:DAT}	Data hold time	Receive mode Transmit mode		0 300			ns
t _{SU:DAT}	Data setup time			250			ns
t _{TIMEOUT}	Error signal/detect	See ⁽⁹⁾		25		35	ms
t _{LOW}	Clock low period			4.7			μs
t _{HIGH}	Clock high period	See ⁽¹⁰⁾		4		50	μs
t _{LOW:SEXT}	Cumulative clock low slave extend time	See (11)				25	ms
t _{LOW:MEXT}	Cumulative clock low master extend time	See (12)				10	ms
t _f	Clock/data fall time	See ⁽¹³⁾				300	ns
t _r	Clock/data rise time	See (14)				1000	ns

(8) For a V_{BAT} or V_{PACK} input range of 3.8 V to 18.75 V, MIN V_{O(FETON)} voltage is 9 V or V_(BAT) – 1 V, whichever is less. (9) The bq28400 times out when any clock low exceeds $t_{TIMEOUT}$.

(10) t_{HIGH:MAX} is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 µs causes reset of any transaction involving bq28400 that is in progress.

(11) t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.

(12) t_{LOW:MEXT} is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.

(13) Rise time $t_r = V_{ILMAX} - 0.15$) to $(V_{IHMIN} + 0.15)$.


(14) Fall time $t_f = 0.9V_{DD}$ to (V_{ILMAX} - 0.15).

ZHCS296A-OCTOBER 2010-REVISED DECEMBER 2010



www.ti.com.cn


PIN EQUIVALENT CIRCUITS





bq28400

www.ti.com.cn



TEXAS INSTRUMENTS

-t_{SU(DAT}

t_{HD(DAT)}

Wait and Hold Condition


ZHCS296A – OCTOBER 2010 – REVISED DECEMBER 2010

t_{su(stc}

SMBC

SMBD

www.ti.com.cn



Start and Stop Condition

S




图 1. Timing Conditions

GENERAL OVERVIEW

The bq28400 has a flexible architecture that enables development of numerous battery-management solutions. The device is a fully integrated battery manager, as shown in the functional block diagram, and performs necessary calculations and control for a fully functional 2-series cell battery management system. The device provides flexible user settings that are stored in flash memory.

The bq28400 determines battery capacity by monitoring the amount of charge input or removal from 2-series cell Li-lon rechargeable batteries via a small value series sense resistor. The device then controls and reports the battery status using corrections for environmental and operating conditions. Additional control and monitoring is implemented for individual cell voltages, temperature, and current.



ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

www.ti.com.cn

FEATURE SET

Safety Features

The bq28400 supports a wide range of battery and system protection features that can be configured. The primary safety features include:

- Cell over/undervoltage protection
- Overcurrent during charge and discharge
- Short circuit
- Overtemperature during charge and discharge
- Device watchdog timer

The secondary safety features used to indicate more serious faults which can be used to control FET state or blow an in-line fuse to permanently disable the battery pack include:

- Safety overvoltage
- Safety undervoltage
- Safety overcurrent in charge and discharge
- Safety overtemperature in charge and discharge
- Charge, pre-charge, and discharge FET fault
- Cell imbalance detection

Charge Control

The bq28400 charge control features include:

- Reporting charging current needed for constant current charging and charging voltage needed for constant voltage charging to a smart charger using SMBus communications
- Supports pre-charging/zero-volt charging
- Supports fast charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- · Reports charging fault and also indicate charge status via charge and discharge alarms

Gas Gauging

The device uses advanced Compensated End-of-Discharge Voltage (CEDV) technology to measure and calculate the available charge capacity in battery cells under system use and environmental conditions. The device accumulates a measure of charge and discharge currents, then compensates the charge current measurement for temperature and the state-of-charge of the battery. The bq28400 further estimates battery self-discharge, adjusts the self-discharge estimation for temperature, and then updates internal status registers. These internal registers are made available to the system host via the two-wire SMBus.

The internal general-purpose SRAM can be powered by the RBI pin of the bq28400 if power is lost. Typically, a 0.1-µF capacitor provides the necessary voltage to the SRAM array during inadvertent momentary power loss.

See the bq28400 technical reference guide for further details.

Lifetime Data Logging

The bq28400 maintains the highest temperature value from the last device reset.

Power Modes

The bq28400 supports three power modes to reduce power consumption:

- In Normal Mode, the device performs measurements, calculations, protection decisions, and data updates in 1-second intervals. Between these intervals, the device is in a reduced power stage.
- In Sleep Mode, the bq28400 performs measurements, calculations, protection decisions and data updates in longer intervals. Between these intervals, the device is in a reduced power stage.
 - A wake function operates so that an exit from Sleep mode occurs when current flow, detection of failure,

ZHCS296A-OCTOBER 2010-REVISED DECEMBER 2010



or SMBus activity detected.

In Shutdown Mode, the bq28400 is completely disabled by turning off all FETs and powering down the bq28400.

CONFIGURATION

Oscillator Function

The bq28400 fully integrates the system oscillator; therefore, no external components are required for this feature.

System Present Operation

The device checks the PRES pin periodically. If the PRES pin input is pulled to ground by the external system, the bq28400 detects this event as the presence of the system.

2-Series Cell Configuration

The bq28400 supports 2-series cell battery pack configurations.

Cell Balancing Configuration

If cell balancing is required, the bq28400 cell balance control enables a weak, internal pull-down for each VCx pin. The purpose of this weak pull-down is to enable an external FET for current bypass. Series resistors placed between the input VCx pins and the positive battery cell terminals control the VGS of the external FET. Alternatively, CB_EN output can be used with the bq29200 device to control the auto cell-balancing feature for the system (see 😰 5). Further details are provided in the APPLICATION INFORMATION section of this document.

BATTERY PARAMETER MEASUREMENTS

The bq28400 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell voltage, battery voltage, and temperature measurements. The individual cell voltage, *Current, AverageCurrent,* and *Temperature* are updated in 1-second intervals during normal operation.

Charge and Discharge Counting

The integrating ADC measures the charge and discharge flow of the battery by monitoring a small-value sense resistor between the SRP and SRN pins. The bq28400 integrating ADC measures bipolar signals across the SRP and SRN pins from –0.20 V to 0.25 V induced by current through the sense resistor (typically 5 m Ω to 20 m Ω). Charge activity is detected when $V_{SR} = V_{SRP} - V_{SRN}$ is positive and discharge activity when $V_{SR} = V_{SRP} - V_{SRN}$ is negative. The bq28400 continuously integrates the signal over time, using an internal counter and updates *RemainingCapacity* with the charge or discharge amount every second.

Voltage

While monitoring the SRP and SRN pins for charge and discharge currents, the bq28400 monitors the individual series cell voltages. The internal bq28400 ADC then measures the voltage, scales, applies offsets, and calibrates it appropriately.

注

For accurate differential voltage sensing, the VSS ground should be connected directly to the most negative terminal of the battery stack, not to the positive side of the sense resistor. This minimizes the voltage drop across the PCB trace.

Voltage Calibration and Accuracy

The bq28400 is calibrated for voltage prior to shipping from TI. The bq28400 voltage measurement signal chain (ADC, high voltage translation, circuit interconnect) is calibrated for each cell. The external filter resistors, connected from each cell to the VCx input of the bq28400, are required to be 1 k Ω . If different voltage accuracy is desired, customer voltage calibration is required.



ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010

Current

The bq28400 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5-m Ω to 20-m Ω typical sense resistor.

Temperature

The bq28400 has an internal temperature sensor and input pin for an external temperature sensor. The bq28400 can be configured to use either the internal or external temperature sensor. The default setting for the bq28400 is for a Semitec 103AT thermistor as input to the TS1 pin. Reporting of measured temperature is available by way of the SBS Temperature command.



COMMUNICATIONS

The bq28400 uses SMBus v1.1 in Slave Mode per the SBS specification.

SBS Commands

SBS Command	Mode	Name	Format	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	H2	0x0000	Oxffff	—	
0x03	R/W	BatteryMode	H2	0x0000	0xe383	_	
0x08	R	Temperature	U2	0	65535	—	0.1°K
0x09	R	Voltage	U2	0	65535	_	mV
0x0a	R	Current	12	-32768	32767	—	mA
0x0b	R	AverageCurrent	12	-32768	32767	—	mA
0x0c	R	MaxError	U1	0	100	_	%
0x0d	R	RelativeStateOfCharge	U1	0	100	—	%
0x0f	R/W	RemainingCapacity	U2	0	65535	_	mAh or 10 mWh
0x10	R	FullChargeCapacity	U2	0	65535	7200	mAh
0x14	R	ChargingCurrent	U2	0	65534	2500	mA
0x15	R	ChargingVoltage	U2	0	65534	12600	mV
0x16	R	BatteryStatus	U2	0x0000	0xdbff	_	
0x17	R/W	CycleCount	U2	0	65535	0	
0x18	R/W	DesignCapacity	U2	0	65535	7200	mAh
0x19	R/W	DesignVoltage	U2	0	65535	10800	mV
0x1a	R/W	SpecificationInfo	H2	0x0000	Oxffff	0x0031	
0x1b	R/W	ManufactureDate	U2	_		0	ASCII
0x1c	R/W	SerialNumber	H2	0x0000	Oxffff	0x0001	
0x20	R/W	ManufacturerName	S12	_	—	Texas Inst.	ASCII
0x21	R/W	DeviceName	S8	_	—	bq28400	ASCII
0x22	R/W	DeviceChemistry	S5	_		LION	ASCII
0x23	R/W	ManufacturerData	S9	_	_	_	ASCII
0x2f	R/W	Authenticate	S21	_	—	_	ASCII
0x3e	R	CellVoltage2	U2	0	65535	_	mV
0x3f	R	CellVoltage1	U2	0	65535	_	mV

表 1. SBS COMMANDS

Extended SBS Commands

表 2 shows the extended SBS commands for the device.

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x61	R/W	FullAccessKey	hex	4	0x00000000	Oxffffffff	—	
0x63	R/W	AuthenKey3	hex	4	0x00000000	Oxffffffff	_	
0x64	R/W	AuthenKey2	hex	4	0x00000000	Oxffffffff		
0x65	R/W	AuthenKey1	hex	4	0x00000000	Oxffffffff		
0x66	R/W	AuthenKey0	hex	4	0x00000000	Oxffffffff	_	

表 2. Extended SBS Commands



APPLICATION INFORMATION

Run Time to Empty

To predict how much run time the battery pack can supply to the host system, a "Run Time To Empty" value can be calculated.

The SBS host system needs to read, store, and update the following values during a discharging period and average them over a user-determined period of time:

- DSG bit of the BatteryStatus register (ensure that it is in discharge mode)
- AverageCurrent (mA)
 - Positive value = charge current
 - Negative value = discharge current
 - One minute rolling average of current (the user can accumulate this time for improved granularity)
- RemainingCapacity (mAh)

Then calculating:

RunTimeToEmpty = RemainingCapacity(avg mAh) \div AverageCurrent(avg mA) (The result will be in hours. For minutes, the user can take the above results and divide by 60.)

Charging Time to Full

To predict how much charging time before the battery pack is fully charged, a "Run Time To Full" value can be calculated.

The SBS host system needs to read, store, and update the following values during a charging period and average them over a user-determined period of time:

- DSG bit of the BatteryStatus register (specify in charge mode)
- AverageCurrent (mA)
 - Positive value = charge current
 - Negative value = discharge current
 - One minute rolling average of current (the user can accumulate this time for improved granularity)
- RemainingCapacity (mAh)

Then calculating:

```
RunTimeToFull = [FullChargeCapacity(avg mAh) - RemainingCapacity(avg mAh)] ÷ AverageCurrent(avg mA)
```

Remaining Capacity Alert

To provide enough time for action to be taken when the battery is below a pre-determined capacity, the user may implement a remaining capacity alarm alert in the SMBus host system. To do this, an SMBus read of the *RemainingCapacity* value should be completed then compared by the SMBus host to a user-selected value. If the read *RemainingCapacity* value is < the user's Remaining Capacity, then the host system should instruct the user of what action is needed.

Remaining Time Alert

Similar to the Remaining Capacity notification, the system operation may need an alarm notification based on time rather than remaining capacity. To do this, a determination of the *EndTimeToEmpty* (as discussed below) and compared by SMBus host to a user-selected remaining time limit value. If the *RemainingTimeLimit* value is < *EndTimeToEmpty*, then the host system should instruct the user of the action to be taken.

ZHCS296A – OCTOBER 2010 – REVISED DECEMBER 2010



Cell Balancing

Cell balancing increases the useful life of battery packs. Cell-to-cell differences in self-discharge, capacity, and impedance can lead to different charge states among the cells; however, the charger terminates the charge based on the summed voltage only, which may leave some cells undercharged and others overcharged. To remedy this imbalance and to achieve the goal of having all cells reach 100% state-of-charge at charge termination, it is necessary to reduce the charge added to the overcharged cells by creating a current bypass during charging.

Cell balancing in the bq28400 is accomplished by connecting an external parallel bypass load to each cell and enabling the bypass load depending on each individual cell's charge state. The bypass load is typically formed by a P-CH MOSFET and a resistor. The series resistors that connect the cell tabs to VC1~VC2 pins of the bq28400 are required to be 1 k Ω . The bq28400 balances the cells during charge by discharging those cells above the threshold set in *Cell Balance Threshold*, if the maximum difference in cell voltages exceeds the value programmed in *Cell Balance Min*. During cell balancing, the bq28400 either selects the appropriate cell to discharge or adjusts the cell balance threshold up by the value programmed in *Cell Balance Window* when all cells exceed the cell balance threshold or the highest cell exceeds the cell balance threshold by the cell balance window.

Cell balancing only occurs when charging current is detected and the cell balance threshold is reset to the value in *Cell Balance Threshold* at the start of every charge cycle. The threshold is only adjusted once during any balance interval.





图 2. Cell Balance

The bq28400 supports cell balancing using an external MOSFET, as illustrated in 🛽 3.




ZHCS296A - OCTOBER 2010 - REVISED DECEMBER 2010



NOTE: Q1 and Q2 are Si1023 type P-CH FETs

图 3. Internal Cell Balancing Control Circuit





Layout Recommendations

For an accurate differential voltage sensing, the VSS ground should be connected directly to the most negative terminal of the battery stack, not to the positive side of the sense resistor. This minimizes the voltage drop across the PCB trace.

版权 © 2010, Texas Instruments Incorporated




图 5. Application Schematic

ZHCS296A-OCTOBER 2010-REVISED DECEMBER 2010

20

www.ti.com.cn



11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ28400PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ28400	Samples
BQ28400PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ28400	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Dec-2020



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ28400PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

10-Sep-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ28400PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

10-Sep-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
BQ28400PW	PW	TSSOP	20	70	530	10.2	3600	3.5
BQ28400PW	PW	TSSOP	20	70	530	10.2	3600	3.5
BQ28400PW	PW	TSSOP	20	70	530	10.2	3600	3.5

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司