

## 200MHz 通用时钟缓冲器、符合外设组件互连扩展 (PCI-X) 标准


 查询样品: [CDCV304-EP](#)

### 特性

- 通用且 **PCI-X 1:4** 时钟缓冲器
- 运行频率
  - **0 MHz 至 200 MHz** 通用
- 低输出偏斜: **<100 ps**
- 分配一个时钟输入至一组四个输出
- 当输出使能引脚 (**OE**) 为低电平时, 驱动输出的输出使能控制为低电平
- 由 **3.3-V** 或者 **2.5-V** 单电源供电运行
- 符合 **PCI-X** 标准
- **8-引脚薄型小尺寸 (TSSOP)** 封装

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 可在 **-40°C/105°C** 的温度范围内工作<sup>(1)</sup>
- 产品生命周期有所延长
- 拓展的产品变更通知
- 产品可追溯性




(1) 可定制工作温度范围

### 说明

CDCV304 是一款高性能、低偏斜、通用 PCI-X 兼容型时钟缓冲器。它分配一个输入时钟信号 (CLKIN) 至输出时钟 (1Y[0:3])。它专为与 PCI-X 应用一起使用而设计。CDCV304 运行在 3.3 V 和 2.5 V 电源电压上, 因此此器件与 3.3-V PCI-X 规范兼容。

CDCV304 额定运行温度介于 -40°C 至 105°C 之间。


**表 1. 功能表**

输入		输出
CLKIN	OE	1Y[0:3]
L	L	L
H	L	L
L	H	L
H	H	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**Table 2. ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–40°C to 105°C	TSSOP - PW	CDCV304TPWREP	C304T	V62/12618-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

### TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
1Y[0:3]	3, 5, 7, 8	O	Buffered output clocks
CLKIN	1	I	Input reference frequency
GND	4	Power	Ground
OE	2	I	Output enable control
V <sub>DD</sub>	6	Power	Supply

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	UNIT
Supply voltage range, V <sub>DD</sub>	–0.5 V to 4.3 V
Input voltage range, V <sub>I</sub> <sup>(2)</sup> <sup>(3)</sup>	–0.5 V to V <sub>DD</sub> + 0.5 V
Output voltage range, V <sub>O</sub> <sup>(2)</sup> <sup>(3)</sup>	–0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±50 mA
Continuous total output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DD</sub> )	±50 mA
Storage temperature range T <sub>stg</sub>	–65°C to 150°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This value is limited to 4.6 V maximum.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		CDCV304		UNITS
		PW		
		8 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	175.8		°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	61.8		
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	104.3		
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	7.7		
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	102.6		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$		2.3		3.6	V
Low-level input voltage, $V_{IL}$				$0.3 \times V_{DD}$	V
High-level input voltage, $V_{IH}$		$0.7 \times V_{DD}$			V
Input voltage, $V_I$		0		$V_{DD}$	V
High-level output current, $I_{OH}$	$V_{DD} = 2.5\text{ V}$			-12	mA
	$V_{DD} = 3.3\text{ V}$			-24	
Low-level output current, $I_{OL}$	$V_{DD} = 2.5\text{ V}$			12	mA
	$V_{DD} = 3.3\text{ V}$			24	
Operating free-air temperature, $T_A$		-40		105	°C

## TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{clk}$	Clock frequency		0		200	MHz

### ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input voltage	V <sub>DD</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>DD</sub> = min to max,	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 0.3			V
		V <sub>DD</sub> = 2.3 V,	I <sub>OH</sub> = -8 mA	1.78			
		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -24 mA	1.90			
		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2.30			
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 2.3 V,	I <sub>OL</sub> = 8 mA			0.51	V
		V <sub>DD</sub> = min to max,	I <sub>OL</sub> = 1 mA			0.20	
		V <sub>DD</sub> = 3 V,	I <sub>OL</sub> = 24 mA			0.84	
		V <sub>DD</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.60	
I <sub>OH</sub>	High-level output current	V <sub>DD</sub> = 3 V,	V <sub>O</sub> = 1 V	-45			mA
		V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V			-55	
I <sub>OL</sub>	Low-level output current	V <sub>DD</sub> = 3 V,	V <sub>O</sub> = 2 V	54			mA
		V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V			70	
I <sub>I</sub>	Input current	V <sub>I</sub> = V <sub>O</sub> or V <sub>DD</sub>				±5	µA
I <sub>DD</sub>	Dynamic current, see	f = 67 MHz,	V <sub>DD</sub> = 2.7 V			28	mA
		f = 67 MHz,	V <sub>DD</sub> = 3.6 V			37	
C <sub>I</sub>	Input capacitance	V <sub>DD</sub> = 3.3 V,	V <sub>I</sub> = 0 V or V <sub>DD</sub>		3		pF
C <sub>O</sub>	Output capacitance	V <sub>DD</sub> = 3.3 V,	V <sub>I</sub> = 0 V or V <sub>DD</sub>		3.2		pF

(1) All typical values are with respect to nominal V<sub>DD</sub> and T<sub>A</sub> = 25°C.

## SWITCHING CHARACTERISTICS

 $V_{DD} = 2.5\text{ V} \pm 10\%$ ,  $C_L = 10\text{ pF}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Low-to-high propagation delay	See <a href="#">Figure 1</a> and <a href="#">Figure 2</a>	2	2.9	4.5	ns
$t_{PHL}$	High-to-low propagation delay		2	3	4.5	
$t_{sk(o)}$	Output skew <sup>(2)</sup>	See <a href="#">Figure 3</a>		50	150	ps
$t_r$	Output rise slew rate <sup>(3)</sup>		1	2.2	4	V/ns
$t_f$	Output fall slew rate <sup>(3)</sup>		1	2.2	4	V/ns

(1) All typical values are with respect to nominal  $V_{DD}$ .

(2) The  $t_{sk(o)}$  specification is only valid for equal loading of all outputs and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .

(3) This symbol is according to PCI-X terminology.

## SWITCHING CHARACTERISTICS

 $V_{DD} = 3.3\text{ V} \pm 10\%$ ,  $C_L = 10\text{ pF}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Low-to-high propagation delay	See <a href="#">Figure 1</a> and <a href="#">Figure 2</a>	1.8	2.4	3.8	ns
$t_{PHL}$	High-to-low propagation delay		1.8	2.5	3.8	
$t_{sk(o)}$	Output skew <sup>(2)</sup>			50	100	ps
$t_{jitter}$	Additive phase jitter from input to output 1Y0	12 kHz to 5 MHz, $f_{out} = 30.72\text{ MHz}$		63		fs rms
		12 kHz to 20 MHz, $f_{out} = 125\text{ MHz}$		56		
$t_{sk(p)}$	Pulse skew	$V_{IH} = V_{DD}$ , $V_{IL} = 0\text{ V}$		180		ps
$t_{sk(pr)}$	Process skew			0.2		ns
$t_{sk(pp)}$	Part-to-part skew			0.25		ns
$t_{high}$	Clock high time, see <a href="#">Figure 4</a>	66 MHz	6			ns
		140 MHz	2.2			
$t_{low}$	Clock low time, see <a href="#">Figure 4</a>	66 MHz	6			ns
		140 MHz	3			
$t_r$	Output rise slew rate <sup>(3)</sup>		1	2.7	4	V/ns
$t_f$	Output fall slew rate <sup>(3)</sup>		1	2.7	4	V/ns

(1) All typical values are with respect to nominal  $V_{DD}$ .

(2) The  $t_{sk(o)}$  specification is only valid for equal loading of all outputs and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .

(3) This symbol is according to PCI-X terminology.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load Circuit




Figure 2. Voltage Waveforms Propagation Delay ( $t_{pd}$ ) Measurements





Figure 3. Output Skew

PARAMETER	VALUE	UNIT
$V_{IH}(\text{Min})$	$0.5 V_{DD}$	V
$V_{IL}(\text{Max})$	$0.35 V_{DD}$	V
$V_{\text{test}}$	$0.4 V_{DD}$	V



A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.

Figure 4. Clock Waveform

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




Figure 5.

LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




Figure 6.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV304TPWREP	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	<a href="#">Samples</a>
V62/12618-01XE	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV304TPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV304TPWREP	TSSOP	PW	8	2000	356.0	356.0	35.0

PW0008A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司