

具有轨至轨输出和关断的 INA826S 精密 200 μ A 电源电流, 3V 至 36V 电源 仪表放大器

1 特性

- 输入共模范围: 包括 V-
- 共模抑制:
 - 104dB (最小值, $G = 10$)
 - 100dB (5kHz 下的最小值, $G = 10$)
- 电源抑制: (最小值, $G = 1$)
- 低失调电压: 150 μ V, 最大值
- 增益漂移: 1ppm/ $^{\circ}$ C ($G = 1$), 35ppm/ $^{\circ}$ C ($G > 1$)
- 噪声: 18nV/ $\sqrt{\text{Hz}}$, $G \geq 100$
- 带宽: 1MHz ($G = 1$), 60kHz ($G = 100$)
- 输入保护电压高达 $\pm 40\text{V}$
- 轨到轨输出
- 电源电流: 200 μ A
 - 关断电流: 2 μ A
- 电源电压范围:
 - 单电源: 3V 至 36V
 - 双电源: $\pm 1.5\text{V}$ 至 $\pm 18\text{V}$
- 特定温度范围: -40°C 至 $+125^{\circ}\text{C}$
- 封装: 3mm \times 3mm VSON

2 应用

- 工业过程控制
- 断路器
- 电池检测仪
- 心电图 (ECG) 放大器
- 电力自动化
- 医疗仪表
- 便携式仪表

3 说明

INA826S 器件是一款低成本仪表放大器, 此放大器提供极低功耗及关断, 并可在极宽的单电源或双电源电压范围内工作。可通过单个外部电阻在 1 到 1000 范围内设置增益。该器件在过热条件下具有很好的稳定性, 即使在 $G > 1$ 时, 也可实现只有 35ppm/ $^{\circ}\text{C}$ (最大值) 的低增益漂移。

INA826S 经优化可在频率高达 5kHz 时提供超过 100dB ($G = 10$) 的出色共模抑制比。 $G = 1$ 时, 在从负电源直至 1V 正电源的整个输入共模范围内共模抑制比将超过 84dB。INA826S 采用轨到轨输出, 非常适合通过 3V 单电源和高达 $\pm 18\text{V}$ 的双电源供电的低电压运行器件。

提供关断引脚, 可将电源电流降至 2 μ A 以下。附加电路可通过将输入电流限制在 8mA 以下来防止输入出现超出电源电压的过压情况 (高达 $\pm 40\text{V}$)。


INA826S 可提供 10 引脚、3mm \times 3mm VSON 表面贴装式封装。INA826S 的额定工作温度范围为 -40°C 至 $+125^{\circ}\text{C}$ 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
INA826S	VSON (10)	3.00mm \times 3.00mm

(1) 要了解所有可用封装, 请参见数据表末尾的可订购产品附录。

INA826S 简化内部原理图



目录


1	特性	1	8	Application and Implementation	27
2	应用	1	8.1	Application Information.....	27
3	说明	1	8.2	Typical Application	28
4	修订历史记录	2	9	Power Supply Recommendations	30
5	Pin Configuration and Functions	3	9.1	Low-Voltage Operation	30
6	Specifications	4	10	Layout	31
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	31
6.2	ESD Ratings	4	10.2	Layout Example	31
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	32
6.4	Thermal Information	4	11.1	文档支持	32
6.5	Electrical Characteristics.....	5	11.2	接收文档更新通知	32
6.6	Typical Characteristics.....	8	11.3	社区资源.....	32
7	Detailed Description	19	11.4	商标.....	32
7.1	Overview	19	11.5	静电放电警告.....	32
7.2	Functional Block Diagram	19	11.6	Glossary	32
7.3	Feature Description.....	20	12	机械、封装和可订购信息	32
7.4	Device Functional Modes.....	27			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (May 2017) to Revision A	Page
• Changed output stage offset voltage from 700 μ V to 1000 μ V	5

5 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION
EN	5	I	Enable pin; active low with respect to ENREF
ENREF	6	I	Enable pin reference
-IN	1	I	Negative (inverting) input
+IN	4	I	Positive (noninverting) input
OUT	9	O	Output
REF	8	I	Reference input. This pin must be driven by low impedance.
RG	2, 3	—	Gain setting pins. Place a gain resistor between pin 2 and pin 3.
-VS	7	—	Negative supply
+VS	10	—	Positive supply
Thermal pad	Pad	—	Exposed thermal die pad on underside; connect thermal die pad to V-. Soldering the thermal pad improves heat dissipation and provides specified performance.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage		-20	20	V
Voltage	Signal input pins	$(-V_S) - 40$	$(+V_S) + 40$	V
	REF pin	-20	+20	
	ENREF pin	$(-V_S) - 0.3$	$(+V_S) + 0.3$	
	EN pin	$(-V_S) - 0.3$	$V_{ENREF} + 0.3$	
Current	Signal input pins	-10	10	mA
	REF pin	-10	10	
	ENREF pin	-1	1	
	EN pin	-1	1	
Output short-circuit ⁽²⁾		Continuous		
Temperature	Operating, T_A	-50	150	°C
	Junction, T_J		175	
	Storage, T_{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to $V_S / 2$.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage	Single-supply	3		36	V
	Dual-supply	±1.5		±18	
Specified temperature		-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA826S	UNIT
		VSON (DRC)	
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	51.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	25.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V_{OSI}	Input stage offset voltage ⁽¹⁾	RTI		40	150	μV
		vs temperature, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.4	2	$\mu\text{V}/^\circ\text{C}$
V_{OSO}	Output stage offset voltage ⁽¹⁾	RTI		200	1000	μV
		vs temperature, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		2	5	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$G = 1$, RTI	90	124		dB
		$G = 10$, RTI	100	130		
		$G = 100$, RTI	110	140		
		$G = 1000$, RTI	120	140		
Z_{id}	Differential impedance		20 1			$\text{G}\Omega$ pF
Z_{ic}	Common-mode impedance		10 5			$\text{G}\Omega$ pF
	RFI filter, -3-dB frequency		20			MHz
V_{CM}	Operating input range ⁽²⁾	$V_S = \pm 3\text{ V}$ to $\pm 18\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	V-		$(V+) - 1$	V
		Input overvoltage range	$T_A = -40^\circ\text{C}$ to 125°C	See 图 12 to 图 19		± 40
CMRR	Common-mode rejection ratio	At dc to 60 Hz, RTI	$G = 1$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	82	95	dB
			$G = 10$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	104	115	
			$G = 100$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	120	130	
			$G = 1000$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	120	130	
		At 5 kHz, RTI	$G = 1$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	80		
			$G = 1$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	84		
			$G = 10$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	100		
			$G = 100$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	105		
$G = 1000$, $V_{\text{CM}} = (V-) \text{ to } (V+) - 1\text{ V}$	105					
BIAS CURRENT						
I_B	Input bias current	$V_{\text{CM}} = V_S / 2$		35	65	nA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			95	
I_{OS}	Input offset current	$V_{\text{CM}} = V_S / 2$		0.7	5	nA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			10	
NOISE VOLTAGE						
e_{NI}	Input stage voltage noise ⁽³⁾	$f = 1\text{ kHz}$, $G = 100$, $R_S = 0\ \Omega$		18		$\text{nV}/\sqrt{\text{Hz}}$
		$f_B = 0.1\text{ Hz}$ to 10 Hz , $G = 100$, $R_S = 0\ \Omega$		0.52		μV_{PP}
e_{NO}	Output stage voltage noise ⁽³⁾	$f = 1\text{ kHz}$, $G = 1$, $R_S = 0\ \Omega$		110		$\text{nV}/\sqrt{\text{Hz}}$
		$f_B = 0.1\text{ Hz}$ to 10 Hz , $G = 1$, $R_S = 0\ \Omega$		3.3		μV_{PP}
I_n	Noise current	$f = 1\text{ kHz}$		100		$\text{fA}/\sqrt{\text{Hz}}$
		$f_B = 0.1\text{ Hz}$ to 10 Hz		5		pA_{PP}

(1) Total offset, referred-to-input (RTI): $V_{\text{OS}} = (V_{\text{OSI}}) + (V_{\text{OSO}} / G)$.

(2) Input voltage range of the INA826S input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage.

(3) Total RTI voltage noise is equal to:
$$\sqrt{(e_{\text{NI}})^2 + \left(\frac{e_{\text{NO}}}{G}\right)^2}$$

Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN						
G	Gain equation		1 + (49.4 k Ω / R _G)			V/V
G	Range of gain		1		1000	V/V
G _E	Gain error	G = 1, V _O = $\pm 10\text{ V}$		$\pm 0.003\%$	$\pm 0.020\%$	
		G = 10, V _O = $\pm 10\text{ V}$		$\pm 0.03\%$	$\pm 0.15\%$	
		G = 100, V _O = $\pm 10\text{ V}$		$\pm 0.04\%$	$\pm 0.15\%$	
		G = 1000, V _O = $\pm 10\text{ V}$		$\pm 0.04\%$	$\pm 0.15\%$	
	Gain vs temperature ⁽⁴⁾	G = 1, T _A = -40°C to $+125^\circ\text{C}$		± 0.1	± 1	ppm/ $^\circ\text{C}$
		G > 1, T _A = -40°C to $+125^\circ\text{C}$		± 10	± 35	
	Gain nonlinearity	G = 1 to 100, V _O = -10 V to 10 V		1	5	ppm
		G = 1000, V _O = -10 V to 10 V		5	20	
OUTPUT						
	Voltage swing	R _L = 10 k Ω	(V ⁻) + 0.1		(V ⁺) – 0.15	V
	Load capacitance stability			1000		pF
Z _O	Open-loop output impedance		See Fig 59			
I _{SC}	Short-circuit current	Continuous to V _S / 2		± 16		mA
FREQUENCY RESPONSE						
BW	Bandwidth, –3 dB	G = 1		1		MHz
		G = 10		500		kHz
		G = 100		60		
		G = 1000		6		
SR	Slew rate	G = 1, V _{STEP} = 10 V		1		V/ μs
		G = 100, V _{STEP} = 10 V		1		
t _S	Settling time	0.01%	G = 1, V _{STEP} = 10 V		12	μs
			G = 10, V _{STEP} = 10 V		12	
			G = 100, V _{STEP} = 10 V		24	
			G = 1000, V _{STEP} = 10 V		224	
		0.001%	G = 1, V _{STEP} = 10 V		14	
			G = 10, V _{STEP} = 10 V		14	
			G = 100, V _{STEP} = 10 V		31	
			G = 1000, V _{STEP} = 10 V		278	
REFERENCE INPUT						
R _{IN}	Input impedance			100		k Ω
	Voltage range		(V ⁻)		(V ⁺)	V
	Gain to output			1		V/V
	Reference gain error			0.01%		
ENABLE INPUT						
	Enable threshold voltage	Referenced to ENREF pin		–0.75		V
		T _A = -40°C to $+125^\circ\text{C}$			–1.0	
	Disable threshold voltage	Referenced to ENREF pin		–0.7		V
		T _A = -40°C to $+125^\circ\text{C}$	–0.40			
	EN pin input current	V _{ENREF} = 1.5 V, V _{EN} = 0 V		3		μA
	ENREF pin input current	V _{ENREF} = 1.5 V, V _{EN} = 0 V		–3		μA
	EN pin voltage range		V ⁻		V _{ENREF}	V
	ENREF voltage range		(V ⁻) + 1.5 V		V ⁺	V
	Enable delay			100		μs

 (4) The values specified for G > 1 do not include the effects of the external gain-setting resistor, R_G.


Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_S	Power-supply voltage	Single	3		36	V
		Dual	± 1.5		± 18	
I_Q	Quiescent current	$V_{\text{IN}} = 0\text{ V}$		200	250	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			320	
I_{QSD}	Shutdown current	$V_S = 3\text{ V}$ to 36 V , $V_{\text{IN}} = 0\text{ V}$		2	5	μA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			6	
TEMPERATURE RANGE						
	Specified		-40		125	$^\circ\text{C}$
	Operating		-50		150	$^\circ\text{C}$


6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)




1024 units

图 1. Typical Distribution of Input Offset Voltage




5977 units

图 2. Typical Distribution of Input Offset Voltage Drift




1024 units

图 3. Typical Distribution of Output Offset Voltage




5977 units

图 4. Typical Distribution of Output Offset Voltage Drift



1024 units

图 5. Typical Distribution of Input Bias Current




1024 units

图 6. Typical Distribution of Input Offset Current


Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)




图 19. Input Common-Mode Voltage vs Output Voltage




图 20. Input Current vs Input Voltage




图 21. Input Current vs Input Voltage with 10-kΩ Resistance




图 22. CMRR vs Frequency (RTI)




图 23. CMRR vs Frequency (RTI, 1-kΩ Source Imbalance)





图 24. Positive PSRR vs Frequency (RTI)







Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)




Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)




Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)









Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)



Typical Characteristics (接下页)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)




图 55. Small-Signal Response




图 56. Small-Signal Response




图 57. Small-Signal Response




图 58. Small-Signal Response




图 59. Open-Loop Output Impedance vs Frequency





图 60. Change in Input Offset Voltage vs Warm-Up Time

Typical Characteristics (接下页)


 at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, and $G = 1$ (unless otherwise noted)


7 Detailed Description

7.1 Overview

A simplified schematic of the INA826S is shown in as well as the basic connections required for proper functionality. The INA826S consists of a 4-resistor difference amplifier, composed of amplifier A3 and 50-kΩ resistors, as well as buffer amplifiers A1 and A2. The gain of the circuit is set by a single external resistor placed across pins 2 and 3. Further information on the internal topology and setting the gain can be found in the [Feature Description](#) section. High-precision thin-film resistors integrated on-chip allow for excellent rejection of common-mode interference signals and high gain accuracy. The INA826S also integrates radio frequency interference (RFI) filters on the signal inputs to provide improved performance in the presence of high-frequency interference.


7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

- (1) This resistor is optional if the input voltage stays above $[(V-) - 2 \text{ V}]$ or the signal source current drive capability is limited to less than 3.5 mA. See the [Input Protection](#) section for more details.

图 63. Simplified Block Diagram



Copyright © 2017, Texas Instruments Incorporated

图 64. INA826S Basic Connections

7.3 Feature Description

7.3.1 Inside the INA826S

See the *Functional Block Diagram* section for a simplified representation of the INA826S. A more detailed diagram (shown in [图 65](#)) provides additional details of the INA826S operation.

Each input is protected by two field-effect transistors (FETs) that provide a low series resistance under normal signal conditions, and preserve excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 8 mA.

The differential input voltage is buffered by Q_1 and Q_2 and is impressed across R_G , causing a signal current to flow through R_G , R_1 , and R_2 . The output difference amplifier, A_3 , removes the common-mode component of the input signal and refers the output signal to the REF pin.

The equations shown in [图 65](#) describe the output voltages of A_1 and A_2 . The V_{BE} and voltage drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 0.8 V higher than the input voltages.




图 65. INA826S Simplified Circuit Diagram

Feature Description (接下页)

7.3.2 Setting the Gain

Gain of the INA826S is set by a single external resistor, R_G , connected between pins 2 and 3. Use [公式 1](#) to select the value of R_G :

$$G = 1 + \left(\frac{49.4 \text{ k}\Omega}{R_G} \right) \quad (1)$$

[表 1](#) lists several commonly-used gains and resistor values. The 49.4-k Ω term in [公式 1](#) comes from the sum of the two internal 24.7-k Ω feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA826S.

表 1. Commonly-Used Gains and Resistor Values

DESIRED GAIN (V/V)	R_G (Ω)	NEAREST 1% R_G (Ω)
1	—	—
2	49.4 k	49.9 k
5	12.35 k	12.4 k
10	5.489 k	5.49 k
20	2.600 k	2.61 k
50	1.008 k	1 k
100	499	499
200	248	249
500	99	100
1000	49.5	49.9

7.3.2.1 Gain Drift


The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from the gain of [公式 1](#).

The best gain drift of 1 ppm/ $^{\circ}$ C can be achieved when the INA826S uses $G = 1$ without R_G connected. In this case, the gain drift is limited only by the slight mismatch of the temperature coefficient of the integrated 50-k Ω resistors in the differential amplifier (A_3). At G greater than 1, the gain drift increases as a result of the individual drift of the 24.7-k Ω resistors in the feedback of A_1 and A_2 , relative to the drift of the external gain resistor R_G . Process improvements of the temperature coefficient of the feedback resistors now make possible specifying a maximum gain drift of the feedback resistors of 35 ppm/ $^{\circ}$ C, thus significantly improving the overall temperature stability of applications using gains greater than 1.

Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater. To ensure stability, avoid parasitic capacitance of more than a few picofarads at R_G connections. Careful matching of any parasitics on both R_G pins maintains optimal CMRR over frequency; see typical characteristic curves [图 22](#) and [图 23](#).

7.3.3 Offset Trimming

Most applications require no external offset adjustment; however, if necessary, adjustments can be made by applying a voltage to the REF pin. 图 66 shows an optional circuit for trimming the output offset voltage. The voltage applied to the REF pin is summed at the output. The op amp buffer provides low impedance at the REF pin to preserve good common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

图 66. Optional Trimming of Output Offset Voltage

7.3.4 Input Common-Mode Range

The linear input voltage range of the INA826S input circuitry extends from the negative supply voltage to 1 V below the positive supply, and maintains 84-dB (minimum) common-mode rejection throughout this range. The common-mode range for most common operating conditions is described in 图 12 through 图 18 and 图 44 through 图 46. The INA826S can operate over a wide range of power supplies and V_{REF} configurations, making a comprehensive guide to common-mode range limits impractical to be provided for all possible conditions.

The most commonly overlooked overload condition occurs when a circuit exceeds the output swing of A_1 and A_2 , which are internal circuit nodes that cannot be measured. Calculating the expected voltages at the output of A_1 and A_2 (see 图 65) provides a check for the most common overload conditions. The designs of A_1 and A_2 are identical and the outputs can swing to within approximately 100 mV of the power-supply rails. For example, when the A_2 output is saturated, A_1 may continue to be in linear operation, responding to changes in the noninverting input voltage. This difference can give the appearance of linear operation but the output voltage is invalid.

A single-supply instrumentation amplifier has special design considerations. To achieve a common-mode range that extends to single-supply ground, the INA826S employs a current-feedback topology with PNP input transistors; see 图 65. The matched PNP transistors Q_1 and Q_2 shift the input voltages of both inputs up by a diode drop, and through the feedback network, shift the output of A_1 and A_2 by approximately 0.8 V. With both inputs and V_{REF} at single-supply ground (negative power supply), the output of A_1 and A_2 is well within the linear range, allowing differential measurements to be made at the GND level. As a result of this input level-shifting, the voltages at pin 2 and pin 3 are not equal to the respective input pin voltages (pin 1 and pin 4). For most applications, this inequality is not important because only the gain-setting resistor connects to these pins.

7.3.5 Input Protection


The inputs of the INA826S are individually protected for voltages up to ± 40 V. For example, a condition of -40 V on one input and 40 V on the other input does not cause damage. However, if the input voltage exceeds $(V-) - 2$ V and the signal source current drive capability exceeds 3.5 mA, the output voltage switches to the opposite polarity; see Figure 20. This polarity reversal can easily be avoided by adding resistance of 10 k Ω in series with both inputs.

Internal circuitry on each input provides low series impedance under normal signal conditions. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 8 mA. Figure 20 and Figure 21 illustrate this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

7.3.6 Input Bias Current Return Path

The input impedance of the INA826S is extremely high—approximately 20 G Ω . However, a path must be provided for the input bias current of both inputs. This input bias current is typically 35 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 67 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA826S, and the input amplifiers saturate. If the differential source resistance is low, as shown in the thermocouple example in Figure 67, the bias current return path can be connected to one input. With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated


图 67. Providing an Input Common-Mode Current Path

7.3.7 Reference Pin (REF)

The output voltage of the INA826S is developed with respect to the voltage on the reference terminal. Often, in dual-supply operation, the reference pin (pin 6) is connected to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise mid-supply level can be useful (for example, 2.5 V in a 5-V supply environment). To accomplish this offset, a voltage source can be tied to the REF pin to level-shift the output so that the INA826S can drive a single-supply ADC, for example.

For the best performance, keep the source impedance to the REF pin below 5 Ω . As shown in , the reference resistor is at one end of a 50-k Ω resistor. Additional impedance at the REF pin adds to this 50-k Ω resistor. The imbalance in the resistor ratios results in degraded common-mode rejection ratio (CMRR).

图 68 shows two different methods of driving the reference pin with low impedance. The OPA330 is a low-power, chopper-stabilized amplifier, and therefore offers excellent stability over temperature. The OPA330 is available in the space-saving SC70 and even smaller chip-scale package. The REF3225 is a precision reference in the small SOT23-6 package.



a) Level shifting using the OPA330 as a low-impedance buffer


b) Level shifting using the low-impedance output of the REF3225

Copyright © 2017, Texas Instruments Incorporated

图 68. Options for Low-Impedance Level Shifting

7.3.8 Shutdown (EN and ENREF) Pins


The INA826S provides two pins to shut the device down: EN (enable) and ENREF (enable reference). [图 69](#) shows a basic schematic of the shutdown logic circuitry of the INA826S. A PNP transistor forms the basis of the internal shutdown circuitry. The ENREF pin is connected to the emitter of the PNP transistor and is meant to be connected to a voltage reference point for the enable logic. The EN pin is connected to the base of the PNP transistor. Applying a voltage to the EN pin that is 0.8 V or more below the enable reference voltage (at the ENREF pin) causes a small current to flow in the internal PNP transistor that powers the INA826S internal bias circuitry and powers-up the instrumentation amplifier. The shutdown circuitry functions properly with ENREF connected to a voltage between $(V-) + 1.5\text{ V}$ up to $V+$. The voltage on the EN pin can be as low as the negative supply voltage ($VS-$) but cannot go above the voltage applied to the ENREF pin.



Copyright © 2017, Texas Instruments Incorporated

图 69. Shutdown Pin Simplified Schematic


To better understand the functionality of these pins, consider the low-voltage, single-supply application shown in [图 70](#) with $V+ = 3.3\text{ V}$. ENREF is connected to the 3.3-V power supply of the microcontroller (labeled μC) and the EN pin is toggled by a general-purpose input/output (GPIO) pin of the microcontroller. When the GPIO pin is asserted low, such that the voltage at the GPIO pin output is at or near 0 V, the INA826S is enabled. Conversely, if the GPIO pin is asserted high, with an output voltage at or near 3.3 V, the INA826S is disabled.



Copyright © 2017, Texas Instruments Incorporated

图 70. Example Configuration in a Single-Supply System (Pulling EN low enables the INA826S.)

图 71 shows an alternate configuration of the enable logic pins. By grounding the enable pin, and toggling the ENREF pin with the GPIO of the microcontroller, the enable logic is reversed. Now asserting high at the GPIO output enables the INA826S, and pulling the GPIO pin low disables the INA826S.




Copyright © 2017, Texas Instruments Incorporated

**图 71. Alternate Configuration for the Enable Logic Pins
(Pulling ENREF high enables the INA826S.)**

The majority of INA826S applications benefit greatly from the reduction of quiescent current from the typical 200 μA to values at or below 6 μA . Achieving the lowest possible system-level current in a system requires attention to other system voltages applied to the INA826S. When shutdown, voltages applied to the reference or input pins of the INA826S can find paths for currents to flow up into the several microamps region. In many systems these voltages are shut down when the INA826S is shutdown, simplifying the problem. Otherwise, additional switching may be added to reduce currents to a minimum.

7.4 Device Functional Modes

The INA826S features a shutdown mode that reduces the typical power-supply current consumption from 200 μA to less than 6 μA . Disabling the INA826S turns off the bias circuitry that powers the internal amplifiers of the INA826S. 图 72 and 图 73 show the output behavior of the INA826S when the shutdown state is toggled. For these plots, the ENREF pin was connected to a 5-V potential and the EN pin was pulled low to enable the INA826S. 图 72 shows how quickly the INA826S output responds when transitioning from a shutdown state to an enabled state. When the EN pin is pulled low, the INA826S output begins to track the input signal approximately 60 μs later. When transitioning from enabled to shutdown, as shown in 图 73, the output of the INA826S stops tracking the input waveform in approximately 10 μs .



8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The low power consumption and high performance of the INA826S make the device an excellent instrumentation amplifier for many applications. The INA826S can be used in many low-power, portable applications because the device has a low quiescent current (200 μA , typical) and comes in a small 10-pin VSON package. The input protection circuitry, low maximum gain drift, low offset voltage, and 36-V maximum supply voltage also make the INA826S an ideal choice for industrial applications as well.

8.2 Typical Application

图 74 shows a three-terminal, programmable-logic controller (PLC) design for the INA826S. This PLC reference design accepts inputs of $\pm 10\text{ V}$ or $\pm 20\text{ mA}$. The output is a single-ended voltage of $2.5\text{ V} \pm 2.3\text{ V}$ (or 200 mV to 4.8 V). Many PLCs typically have these input and output ranges.



Copyright © 2017, Texas Instruments Incorporated

图 74. Three-Terminal Analog Input for PLCs

8.2.1 Design Requirements

This design has the following requirements:

- Supply voltage: $\pm 15\text{ V}$, 5 V
- Inputs: $\pm 10\text{ V}$, $\pm 20\text{ mA}$
- Output: 2.5 V , $\pm 2.3\text{ V}$

8.2.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in 图 74: current input and voltage input. This design requires $R_1 \gg R_2 \gg R_3$. Given this relationship, 公式 2 calculates the current input mode transfer function.

$$V_{\text{OUT-I}} = V_{\text{D}} \times G + V_{\text{REF}} = -(I_{\text{IN}} \times R_3) \times G + V_{\text{REF}}$$

where

- G represents the gain of the instrumentation amplifier (2)

公式 3 shows the transfer function for the voltage input mode.

$$V_{\text{OUT-V}} = V_{\text{D}} \times G + V_{\text{REF}} = -\left[V_{\text{IN}} \times \frac{R_2}{R_1 + R_2}\right] \times G + V_{\text{REF}} \quad (3)$$

R_1 sets the input impedance of the voltage input mode. The minimum typical input impedance is $100\text{ k}\Omega$. $100\text{ k}\Omega$ is selected for R_1 because increasing the R_1 value also increases noise. The value of R_3 must be extremely small compared to R_1 and R_2 . $20\ \Omega$ for R_3 is selected because that resistance value is much smaller than R_1 and yields an input voltage of $\pm 400\text{ mV}$ when operated in current mode ($\pm 20\text{ mA}$).

公式 4 can be used to calculate R_2 given $V_{\text{D}} = \pm 400\text{ mV}$, $V_{\text{IN}} = \pm 10\text{ V}$, and $R_1 = 100\text{ k}\Omega$.

$$V_{\text{D}} = V_{\text{IN}} \times \frac{R_2}{R_1 + R_2} \rightarrow R_2 = \frac{R_1 \times V_{\text{D}}}{V_{\text{IN}} - V_{\text{D}}} = 4.167\text{ k}\Omega \quad (4)$$

Typical Application (接下页)

The value obtained from 公式 4 is not a standard 0.1% value, so 4.12 kΩ is selected. R₁ and R₂ also use 0.1% tolerance resistors to minimize error.

Use 公式 5 to calculate the ideal gain of the instrumentation amplifier.

$$G = \frac{V_{OUT} - V_{REF}}{V_D} = \frac{4.8 \text{ V} - 2.5 \text{ V}}{400 \text{ mV}} = 5.75 \frac{\text{V}}{\text{V}} \quad (5)$$


公式 6 calculates the gain-setting resistor value using the INA826S gain equation, 公式 1.

$$G_{INA826} = 1 + \frac{49.4 \text{ k}\Omega}{R_G} \rightarrow R_G = \frac{49.4 \text{ k}\Omega}{G_{INA826} - 1} = \frac{49.4 \text{ k}\Omega}{5.75 - 1} = 10.4 \text{ k}\Omega \quad (6)$$

10.4 kΩ is a standard 0.1% resistor value that can be used in this design. Finally, the output RC filter components are selected to have a –3-dB cutoff frequency of 1 MHz.

8.2.3 Application Curves

图 75 and 图 76 show typical characteristic curves for 图 74.



9 Power Supply Recommendations

The INA826S operates over a power-supply range of 3 V to 36 V (± 3 V to ± 18 V). Supply voltages higher than 40 V (± 20 V) can permanently damage the device. Parameters that vary over supply voltage or temperature are illustrated in the [Typical Characteristics](#) section.

9.1 Low-Voltage Operation

The INA826S can operate on power supplies as low as 3 V. Most parameters vary only slightly throughout this supply voltage range; see the [Typical Characteristics](#) section. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. The typical characteristic curves [图 12](#) through [图 18](#) and [图 44](#) through [图 46](#) describe the range of linear operation for various supply voltages, reference connections, and gains.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications. The bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry, because noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp specifically.
- Connect the device reference pin to a low-impedance, low-noise, system reference point, such as an analog ground. If a potential other than ground is used as a reference, a low output impedance (such as a voltage divider with an op amp buffer) must be included.
- Minimize the parasitic capacitance and inductance present at the gain resistor connections. Place the gain resistor as close to the device as possible, and remove the ground plane around the gain resistor to minimize parasitic capacitances at these nodes.
- For best performance, route the input traces adjacent to each other as a differential pair.
- For proper amplifier function, connect the package thermal pad to the most negative supply voltage (VEE).

10.2 Layout Example




图 77. INA826S PCB Layout Example

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档：

- 《*OPAx330 50 μ V VOS、0.25 μ V/ $^{\circ}$ C、35 μ A CMOS 运算放大器零漂移系列*》
- 《*REF32xx 4ppm/ $^{\circ}$ C、100 μ A、SOT23-6 系列电压基准*》
- 《*REF50xx 低噪声、极低漂移、高精度电压基准*》
- 《*基于 SPICE 的模拟仿真程序*》

11.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。请单击右上角的 [通知我](#) 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA826SIDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IN826S	Samples
INA826SIDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IN826S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA826SIDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA826SIDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA826SIDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
INA826SIDRCT	VSON	DRC	10	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height


3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226193/A



4218878/B 07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2021 德州仪器半导体技术（上海）有限公司