











ISO5451

ZHCSDT1C-JUNE 2015-REVISED JANUARY 2017

# ISO5451 具有有源保护功能的高 CMTI 2.5A 和 5A 隔离式 IGBT、 MOSFET 栅极

驱动器

# 特性

- 在  $V_{CM}$  = 1500V 时,共模瞬态抗扰度 (CMTI) 的最 小值为 50kV/μs, 典型值为 100kV/μs
- 2.5A 峰值拉电流和 5A 峰值灌电流
- 短暂传播延迟: 76ns (典型值), 110ns (最大值)
- 2A 有源米勒钳位
- 输出短路钳位
- 在检测到去饱和故障时通过 FLT 发出故障报警,并 通过 RST 复位
- 具有就绪 (RDY) 引脚指示的输入和输出欠压锁定 (UVLO)
- 有源输出下拉特性,在低电源或输入悬空的情况下 默认输出低电平
- 3V 至 5.5V 输入电源电压
- 15V 至 30V 输出驱动器电源电压
- 互补金属氧化物半导体 (CMOS) 兼容输入
- 抑制短于 20ns 的输入脉冲和瞬态噪声
- 工作环境温度范围: -40°C 至 +125°C
- 可耐受的浪涌隔离电压高达 10000 V<sub>PK</sub>
- 安全相关认证:
  - 8000V<sub>PK</sub> V<sub>IOTM</sub> 和 1420 V<sub>PK</sub> V<sub>IORM</sub> 增强型隔 离,符合 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 符合 UL 1577 且长达 1 分钟的 5700V<sub>RMS</sub> 隔离
  - CSA 组件验收通知 5A、IEC 60950-1 和 IEC 60601-1 终端设备标准
  - 符合 EN 61010-1 和 EN 60950-1 标准的 TUV
  - GB4943.1-2011 CQC 认证

#### 2 应用

- 隔离式绝缘栅双极型晶体管 (IGBT) 和金属氧化物 半导体场效应晶体管 (MOSFET) 驱动器:
  - 工业电机控制驱动
  - 工业电源
  - 太阳能逆变器
  - HEV 和 EV 电源模块
  - 感应加热

#### 3 说明

ISO5451 是一款用于 IGBT 和 MOSFET 的 5.7 kV<sub>RMS</sub> 增强型隔离栅极驱动器,具有 2.5A 的拉电流能力和 5A 的灌电流能力。输入端由 3V 至 5.5V 的单电源供 电运行。输出侧支持的电源电压范围为 15V 至 30V。 两路互补 CMOS 输入控制栅极驱动器输出状态。76ns 的短暂传播时间保证了对于输出级的精确控制。


内置的去饱和 (DESAT) 故障检测功能可识别 IGBT 何 时处于过载状态。当检测到 DESAT 时,栅极驱动器输 出会被拉低为 V<sub>EE2</sub> 电势,从而将 IGBT 立即关断。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
ISO5451	SOIC (16)	10.30mm x 7.50mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 功能框图





1	特性1	9	Detailed Description	20
2	应用 1		9.1 Overview	20
3	说明 1		9.2 Functional Block Diagram	20
4	修订历史记录		9.3 Feature Description	21
5	说明(续)4		9.4 Device Functional Modes	22
6	Pin Configuration and Function	10	Application and Implementation	23
7	Specifications5		10.1 Application Information	23
•	7.1 Absolute Maximum Ratings 5		10.2 Typical Applications	23
		11	Power Supply Recommendations	31
	7.2 ESD Ratings	12	Layout	
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Power Ratings		12.2 PCB Material	
	7.6 Insulation Characteristics		12.3 Layout Example	31
	7.7 Safety-Related Certifications	13	器件和文档支持	32
	7.8 Safety Limiting Values8		13.1 文档支持	
	7.9 Electrical Characteristics		13.2 接收文档更新通知	32
	7.10 Switching Characteristics		13.3 社区资源	32
	7.11 Insulation Characteristics Curves		13.4 商标	32
	7.12 Typical Characteristics		13.5 静电放电警告	32
8	Parameter Measurement Information		13.6 Glossary	32
•	. aramoto modela onioni information	14	机械、封装和可订购信息	33

**4** 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (December 2015) to Revision C	Page
• 己更改 数据表标题中的"有源安全 特性"至"有源保护 功能"	1
• 已将 <i>安全及管理认证</i> 从"CSA 组件验收通知 5A、IEC 60950-1 和 IEC 60601-1 和 IEC 61010-1 终端设备标准"更证"CSA 组件验收通知 5A、IEC 60950-1 和 IEC 60601-1 终端设备标准"	改为
• 已将安全及管理认证由"所有认证均已规划"更改为"已通过 UL、VDE、CQC、TUV 认证并规划进行 CSA 认证"	
Changed the CSA status from planned to certified	8
Changed the certifications in the Safety-Related Certifications table	
Added Reinforced High-Voltage Capacitor Life Time Projection to Safety and Insulation Characteristics Curves	11
Changed the second paragraph of Typical Applications	23
Added text "and RST input signal" to the Design Requirements	
Changed the PCB Material section	31
<ul> <li>已添加 接收文档更新通知部分</li> </ul>	32
• 已更改 静电放电注意事项部分	32
Changes from Revision A (June 2015) to Revision B	Page

•	己将 <i>特性,安全与管理批准</i> 由"6000 V <sub>PK</sub> "更改至"8000 V <sub>PK</sub> "	1
•	已将 <b>特性</b> ,安全与管理批准从"4250V <sub>RMS</sub> "更改为"5700V <sub>RMS</sub> "	1
•	Added the Power Rating table	. 6
•	Moved Insulation Characteristics to the Specifications section	7
•	Changed the Test Conditions and values for q <sub>pd</sub> in <i>Insulation Characteristics</i>	7
•	Changed R <sub>IO</sub> Test conditions From: $100^{\circ}\text{C} \le T_{\text{A}} \le \text{max To: } 100^{\circ}\text{C} \le T_{\text{A}} \le 125^{\circ}\text{C}$ in <i>Insulation Characteristics</i>	7
•	Changed R <sub>IO</sub> Test conditions From: T <sub>S</sub> To: T <sub>S</sub> = 150°C in <i>Insulation Characteristics</i>	7





•	Changed the Safety-Related Certifications table	8
•	Moved Safety-Related Certifications to the Specifications section	8
•	Moved Safety Limiting Values to the Specification section	8
•	Added Note 1 to I <sub>IH</sub> in the <i>Electrical Characteristics</i> table	g
•	Added Note 2 to I <sub>IL</sub> in the <i>Electrical Characteristics</i> table	g
•	Changed Thermal Derating Curve for Safety Limiting Current per VDE and Added Thermal Derating Curve for Safety Limiting Power per VDE	11
•	Added I <sub>CC1</sub> Supply Current vs Temperature to Blanking Capacitor Charging Current vs Temperature	13
•	Added text ", but connecting CLAMP output of the gate driver to the IGBT gate is also not an issue." to Supply and Active Miller Clamp	
•	Deleted ground symbol on pin 11 of Global Shutdown with Inverting Input Configuration	27
•	Deleted ground symbol on pin 11 on the inverting input of Auto Reset for Non-inverting and Inverting Input Configuration	27
•	Changed Normal Operation - Bipolar Supply and Normal Operation - Unipolar Supply	30
Cł	hanges from Original (June 2015) to Revision A	Page
•	已从单页产品预览更改为完整数据表。	1
•	已将特性,安全与管理批准由"8000 V <sub>PK</sub> V <sub>IOTM</sub> 和 2121 V <sub>PK</sub> "更改至"6000 V <sub>PK</sub> V <sub>IOTM</sub> 和 1420 V <sub>PK</sub> "	1
•	已将 <b>特性</b> ,安全与管理批准从"5.7 kV <sub>RMS</sub> "更改为"4250 V <sub>RMS</sub> "	
•	已更改 <i>应用</i> 列表	1
•	Moved Safety and Insulation Characteristics Curves to the Specifications	



#### 5 说明 (续)


当发生去饱和故障时,器件会通过隔离隔栅发送故障信号,以将输入端的 FLT 输出拉为低电平并阻断隔离器的输入。FLT 的输出状态将被锁存,可通过 RST 输入上的低电平有效脉冲复位。

如果在由双极输出电源供电的正常运行期间关断 IGBT,输出电压会被硬钳位为  $V_{EE2}$ 。如果输出电源为单极,那么可采用有源米勒钳位,这种钳位会在一条低阻抗路径上灌入米勒电流,从而防止 IGBT 在高电压瞬态条件下发生动态导通。

栅极驱动器是否准备就绪待运行由两个欠压锁定电路控制,这两个电路会监视输入端和输出端的电源。如果任意一端电源不足,RDY输出会变为低电平,否则该输出为高电平。

ISO5451 采用 16 引脚小外形尺寸集成电路 (SOIC) 封装。此器件的额定工作环境温度范围为 -40℃ 至 +125℃。

# 6 Pin Configuration and Function



#### **Pin Functions**

PIN		1/0	DESCRIPTION	
NAME	NO.	10	DESCRIPTION	
CLAMP	7	0	Miller clamp output	
DESAT	2	I	Desaturation voltage input	
FLT	13	0	Fault output, low-active during DESAT condition	
GND1	9, 16	l	Input ground	
GND2	3		Gate drive common. Connect to IGBT emitter	
IN+	10	1	n-inverting gate drive voltage control input	
IN-	11	I	ting gate drive voltage control input	
NC	4	I	Not connected	
OUT	6	0	e drive voltage output	
RDY	12	0	Power-good output, active high when both supplies are good	
RST	14	1	Reset input, apply a low pulse to reset fault latch	
V <sub>CC1</sub>	15	_	tive input supply (3 V to 5.5 V)	
$V_{CC2}$	5		Most positive output supply potential	
$V_{EE2}$	1, 8		Output negative supply. Connect to GND2 for unipolar-supply application	



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC1</sub>	Supply voltage input side		GND1 - 0.3	6	V
V <sub>CC2</sub>	Positive supply voltage output side	(V <sub>CC2</sub> – GND2)	-0.3	35	V
V <sub>EE2</sub>	Negative supply voltage output side	(V <sub>EE2</sub> – GND2)	-17.5	0.3	V
V <sub>(SUP2)</sub>	Total supply output voltage	(V <sub>CC2</sub> - V <sub>EE2</sub> )	-0.3	35	V
V <sub>OUT</sub>	Gate driver output voltage		V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> + 0.3	V
I <sub>(OUTH)</sub>	Gate driver high output current	Gate driver high output current (max pulse width = 10 μs, max duty cycle = 0.2%)		2.7	Α
I <sub>(OUTL)</sub>	Gate driver low output current	Gate driver high output current (max pulse width = 10 μs, max duty cycle = 0.2%)		5.5	А
V <sub>(LIP)</sub>	Voltage at IN+, IN-, FLT, RDY, F	RST	GND1 -0.3	V <sub>CC1</sub> + 0.3	V
I <sub>(LOP)</sub>	Output current of FLT, RDY			10	mA
V <sub>(DESAT)</sub>	Voltage at DESAT		GND2 - 0.3	V <sub>CC2</sub> + 0.3	V
V <sub>(CLAMP)</sub>	Clamp voltage		V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> + 0.3	V
TJ	Junction temperature		-40	150	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

# 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub>	Supply voltage input side	3		5.5	٧
$V_{CC2}$	Positive supply voltage output side (V <sub>CC2</sub> – GND2)	15		30	V
$V_{EE2}$	Negative supply voltage output side (V <sub>EE2</sub> – GND2)	-15		0	V
V <sub>(SUP2)</sub>	Total supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> )	15		30	V
$V_{IH}$	High-level input voltage (IN+, IN-, RST)	0.7 × V <sub>CC1</sub>		$V_{CC1}$	٧
$V_{IL}$	Low-level input voltage (IN+, IN-, RST)	0		$0.3 \times V_{CC1}$	V
t <sub>UI</sub>	Pulse width at IN+, IN- for full output ( $C_{LOAD} = 1 \text{ nF}$ )	40			ns
t <sub>RST</sub>	Pulse width at RST for resetting fault latch	800			ns
$T_A$	Ambient temperature	-40	25	125	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		ISO5451	
	THERMAL METRIC <sup>(1)</sup>		UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	29.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	56.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_{D}$	Maximum power dissipation <sup>(1)</sup>				1255	mW
$P_{ID}$	Maximum input power dissipation				175	mW
P <sub>OD</sub>	Maximum output power dissipation				1080	mW

<sup>(1)</sup> Full chip power dissipation is de-rated 10.04 mW/°C beyond 25°C ambient temperature. At 125°C ambient temperature, a maximum of 251 mW total power dissipation is allowed. Power dissipation can be optimized depending on ambient temperature and board design, while ensuring that Junction temperature does not exceed 150°C.



#### 7.6 Insulation Characteristics

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT	
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	mm	
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	μm	
СТІ	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	V	
	Material Group	According to IEC 60664-1	I		
		Rated Mains Voltage ≤ 300 V <sub>RMS</sub>	I-IV		
	Overvoltage category (according to IEC 60664-1)	Rated Mains Voltage ≤ 600 V <sub>RMS</sub>	1-111		
	00004-1)	Rated Mains Voltage ≤ 1000 V <sub>RMS</sub>	1-11		
DIN V	VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>(2)</sup>		,		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1420	$V_{PK}$	
$V_{IOWM}$	Maximum isolation working voltage	AC voltage. Time dependent dielectric breakdown (TDDB) Test, see Figure 1	1000	$V_{RMS}$	
IOVVIVI	3 3	DC voltage	1420	$V_{DC}$	
$V_{IOTM}$	Maximum Transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 sec (qualification), t = 1 sec (100% production)	8000		
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 V_{PK}$ (qualification) <sup>(3)</sup>	6250	$V_{PK}$	
		Method a: After I/O safety test subgroup 2/3, $ V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s}; \\ V_{pd(m)} = 1.2 \times V_{IORM} = 1704 \text{ V}_{PK} \text{ ,} \\ t_m = 10 \text{ s} $	≤5		
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $ V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s}; \\ V_{pd(m)} = 1.6 \times V_{IORM} = 2272 \text{ V}_{PK} \text{ ,} \\ t_m = 10 \text{ s} $	≤5 p(		
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM} = 2663 \text{ V}_{PK} \text{ ,} \\ t_m = 10 \text{ s}$	≤5		
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω	
$R_{IO}$	Isolation resistance, input to output (5)	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	Ω	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$	~1	pF	
	Pollution degree		2		
	Climatic category		40/125/21		
UL 157	77				
V <sub>ISO</sub>	Withstanding Isolation voltage	$V_{TEST} = V_{ISO}$ , $t = 60$ sec (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6840 \ V_{RMS}$ , t = 1 sec (100% production)	5700	$V_{RMS}$	

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

<sup>(2)</sup> This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.



#### 7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Certified according to CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950- 1:2006/A11:2009/A1:2010 / A12:2011/A2:2013
Reinforced Insulation Maximum Transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum surge isolation voltage, 6250 V <sub>PK</sub> , Maximum repetitive peak isolation voltage, 1420 V <sub>PK</sub>	Isolation Rating of 5700 V <sub>RMS</sub> ; Reinforced insulation per CSA 60950- 1- 07+A1+A2 and IEC 60950-1 (2nd Ed.), 800 V <sub>RMS</sub> max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (354 V <sub>PK</sub> ) max working voltage	Single Protection, 5700 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000m, Tropical climate, 400 V <sub>RMS</sub> maximum working voltage	5700 V <sub>RMS</sub> Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> 5700 V <sub>RMS</sub> Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010 / A12:2011/A2:2013 up to working voltage of 800 V <sub>RMS</sub>
Certification completed Certificate number: 40040142	Certification completed Master contract number:220991	Certification completed File number: E181974	Certification completed Certificate number: CQC16001141761	Certification completed Client ID number: 77311

# 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{\theta JA} = 99.6$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			349	
I <sub>S</sub>	Safety input, output or supply current	$R_{\theta JA} = 99.6$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			228	<b>~</b> ∧
		$R_{\theta JA} = 99.6$ °C/W, $V_I = 15$ V, $T_J = 150$ °C, $T_A = 25$ °C			84	mA
		$R_{\theta JA} = 99.6$ °C/W, $V_I = 30$ V, $T_J = 150$ °C, $T_A = 25$ °C			42	
Ps	Safety input, output, or total power	R <sub>θJA</sub> = 99.6°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1255 <sup>(1)</sup>	mW
T <sub>S</sub>	Maximum ambient safety temperature				150	ô

<sup>(1)</sup> Input, output, or the sum of input and output power should not exceed this value

The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



# 7.9 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at  $T_A = 25$ °C,  $V_{CC1} = 5$  V,  $V_{CC2} = 5$  V,  $V_{C$  $GND2 = 15 \text{ V} GND2 - V_{cr}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE SI	JPPLY					
V <sub>IT+(UVLO1)</sub>	Positive-going UVLO1 threshold voltage input side (V <sub>CC1</sub> – GND1)				2.25	V
V <sub>IT-(UVLO1)</sub>	Negative-going UVLO1 threshold voltage input side (V <sub>CC1</sub> – GND1)		1.7			V
V <sub>HYS(UVLO1)</sub>	UVLO1 Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) input side			0.24		V
V <sub>IT+(UVLO2)</sub>	Positive-going UVLO2 threshold voltage output side (V <sub>CC2</sub> – GND2)			12	13	V
V <sub>IT-(UVLO2)</sub>	Negative-going UVLO2 threshold voltage output side (V <sub>CC2</sub> – GND2)		9.5	11		V
V <sub>HYS(UVLO2)</sub>	UVLO2 Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) output side			1		V
I <sub>Q1</sub>	Input supply quiescent current			2.8	4.5	mA
I <sub>Q2</sub>	Output supply quiescent current			3.6	6	mA
LOGIC I/O						
V <sub>IT+(IN,RST)</sub>	Positive-going input threshold voltage (IN+, IN-, RST)				0.7 × V <sub>CC1</sub>	٧
$V_{\text{IT-(IN,}\overline{\text{RST}})}$	Negative-going input threshold voltage (IN+, IN-, RST)		0.3 × V <sub>CC1</sub>			V
V <sub>HYS(IN,RST)</sub>	Input hysteresis voltage (IN+, IN-, RST)			0.15 x V <sub>CC1</sub>		V
I <sub>IH</sub>	High-level input leakage at (IN+) (1)	IN+ = V <sub>CC1</sub>		100		μΑ
I <sub>IL</sub>	Low-level input leakage at (IN-, RST) (2)	IN- = GND1, RST = GND1		-100		μΑ
I <sub>PU</sub>	Pull-up current of FLT, RDY	$V_{(RDY)} = GND1, V_{(FLT)} = GND1$		100		μΑ
V <sub>OL</sub>	Low-level output voltage at FLT, RDY	I <sub>(FLT)</sub> = 5 mA			0.2	V
GATE DRIVE	R STAGE					
V <sub>(OUTPD)</sub>	Active output pulldown voltage	I <sub>OUT</sub> = 200 mA, V <sub>CC2</sub> = open			2	V
$V_{(OUTH)}$	High-level output voltage	$I_{OUT} = -20 \text{ mA}$	$V_{CC2} - 0.5$	$V_{CC2} - 0.24$		V
$V_{(OUTL)}$	Low-level output voltage	I <sub>OUT</sub> = 20 mA		V <sub>EE2</sub> + 13	V <sub>EE2</sub> + 50	mV
I <sub>(OUTH)</sub>	High-level output peak current	IN+ = high, IN- = low, $V_{OUT} = V_{CC2} - 15 V$	1.5	2.5		Α
I <sub>(OUTL)</sub>	Low-level output peak current	IN+ = Iow, IN- = high, $V_{OUT} = V_{EE2} + 15 V$	3.4	5		Α
ACTIVE MILL	ER CLAMP					
$V_{(CLP)}$	Low-level clamp voltage	$I_{(CLP)} = 20 \text{ mA}$		$V_{EE2} + 0.015$	$V_{EE2} + 0.08$	V
I <sub>(CLP)</sub>	Low-level clamp current	$V_{(CLAMP)} = V_{EE2} + 2.5 V$	1.6	2.5		Α
V <sub>(CLTH)</sub>	Clamp threshold voltage		1.6	2.1	2.5	V
SHORT CIRC	UIT CLAMPING					
V <sub>(CLP_OUT)</sub>	Clamping voltage (V <sub>OUT</sub> - V <sub>CC2</sub> )	$IN+$ = high, $IN-$ = low, $t_{CLP}$ =10 $\mu$ s, $I_{(OUTH)}$ = 500 mA		0.8	1.3	V
V <sub>(CLP_CLAMP)</sub>	Clamping voltage (V <sub>CLP</sub> - V <sub>CC2</sub> )	$\begin{array}{l} IN+=high,\ IN-=low,\ t_{CLP}{=}10\ \mu s, \\ I_{(CLP)}=500\ mA \end{array}$		1.3		V
V <sub>(CLP_CLAMP)</sub>	Clamping voltage at CLAMP	IN+ = High, IN- = Low, I <sub>(CLP)</sub> = 20 mA		0.7	1.1	V
DESAT PRO	FECTION					
I <sub>(CHG)</sub>	Blanking capacitor charge current	V <sub>(DESAT)</sub> - GND2 = 2 V	0.42	0.5	0.58	mA
I <sub>(DCHG)</sub>	Blanking capacitor discharge current	V <sub>(DESAT)</sub> - GND2 = 6 V	9	14		mA
V <sub>(DSTH)</sub>	DESAT threshold voltage with respect to GND2		8.3	9	9.5	V
V <sub>(DSL)</sub>	DESAT voltage with respect to GND2, when OUT is driven low		0.4		1	V
		· ·				

<sup>(1)</sup>  $I_{IH}$  for IN-, RST pin is zero as they are pulled high internally. (2)  $I_{IL}$  for IN+ is zero, as it is pulled low internally.



# 7.10 Switching Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at  $T_A = 25$ °C,  $V_{CC1} = 5$  V,  $V_{CC2} - GND2 = 15$  V,  $GND2 - V_{FF2} = 8$  V


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output signal rise time		12	20	35	ns
t <sub>f</sub>	Output signal fall time		12	20	37	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay			76	110	ns
t <sub>sk-p</sub>	Pulse Skew  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>LOAD</sub> = 1 nF, see Figure 38, Figure 39 and Figure 40			20	ns
t <sub>sk-pp</sub>	Part-to-part skew	riguio 40			30 <sup>(1)</sup>	ns
t <sub>GF</sub>	Glitch filter on IN+, IN-, RST		20	30	40	ns
t <sub>DESAT (10%)</sub>	DESAT sense to 10% OUT delay		300	415	500	ns
t <sub>DESAT (GF)</sub>	DESAT glitch filter delay			330		ns
t <sub>DESAT</sub> (FLT)	DESAT sense to FLT-low delay	see Figure 40		2000	2420	ns
t <sub>LEB</sub>	Leading edge blanking time	see Figure 38 and Figure 39	330	400	500	ns
t <sub>GF(RSTFLT)</sub>	Glitch filter on RST for resetting FLT		300		800	ns
Cı	Input capacitance (2)	$V_I = V_{CC1}/2 + 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC1} = 5 \text{ V}$		2		pF
CMTI	Common-mode transient immunity	V <sub>CM</sub> = 1500 V, see Figure 41	50	100		kV/μs

<sup>(1)</sup> Measured at same supply voltage and temperature condition

<sup>(2)</sup> Measured from input pin to ground.




#### 7.11 Insulation Characteristics Curves




# TEXAS INSTRUMENTS


#### 7.12 Typical Characteristics


















# TEXAS INSTRUMENTS







# 8 Parameter Measurement Information




Figure 38. OUT Propagation Delay, Non-Inverting Configuration




Figure 39. OUT Propagation Delay, Inverting Configuration



# **Parameter Measurement Information (continued)**




Figure 40. DESAT, OUT, FLT, RST Delay




Figure 41. Common-Mode Transient Immunity Test Circuit




# 9 Detailed Description

#### 9.1 Overview

The ISO5451 is an isolated gate driver for IGBTs and MOSFETs. Input CMOS logic and output power stage are separated by a capacitive, silicon dioxide (SiO<sub>2</sub>), isolation barrier.

The IO circuitry on the input side interfaces with a micro controller and consists of gate drive control and RESET (RST) inputs, READY (RDY) and FAULT (FLT) alarm outputs. The power stage consists of power transistors to supply 2.5-A pullup and 5-A pulldown currents to drive the capacitive load of the external power transistors, as well as DESAT detection circuitry to monitor IGBT collector-emitter overvoltage under short circuit events. The capacitive isolation core consists of transmit circuitry to couple signals across the capacitive isolation barrier, and receive circuitry to convert the resulting low-swing signals into CMOS levels. The ISO5451 also contains undervoltage lockout circuitry to prevent insufficient gate drive to the external IGBT, and active output pulldown feature which ensures that the gate-driver output is held low, if the output supply voltage is absent. The ISO5451 also has an active Miller clamp function which can be used to prevent parasitic turnon of the external power transistor, because of Miller effect, for unipolar supply operation.

# 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Supply and Active Miller Clamp

The ISO5451 supports both bipolar and unipolar power supply with active Miller clamp.

For operation with bipolar supplies, the IGBT is turned off with a negative voltage on its gate with respect to its emitter. This prevents the IGBT from unintentionally turning on because of current induced from its collector to its gate due to Miller effect. In this condition it is not necessary to connect CLAMP output of the gate driver to the IGBT gate, but connecting CLAMP output of the gate driver to the IGBT gate is also not an issue. Typical values of  $V_{CC2}$  and  $V_{EF2}$  for bipolar operation are 15 V and -8 V with respect to GND2.

For operation with unipolar supply, typically,  $V_{CC2}$  is connected to 15 V with respect to GND2, and  $V_{EE2}$  is connected to GND2. In this use case, the IGBT can turn-on due to additional charge from IGBT Miller capacitance caused by a high voltage slew rate transition on the IGBT collector. To prevent IGBT to turn on, the CLAMP pin is connected to IGBT gate and Miller current is sinked through a low impedance CLAMP transistor.

Miller CLAMP is designed for miller current up to 2 A. When the IGBT is turned-off and the gate voltage transitions below 2 V the CLAMP current output is activated.

#### 9.3.2 Active Output Pull-down

The Active output pulldown feature ensures that the IGBT gate OUT is clamped to  $V_{EE2}$  to ensure safe IGBT off-state when the output side is not connected to the power supply.

#### 9.3.3 Undervoltage Lockout (UVLO) with Ready (RDY) Pin Indication Output

Undervoltage Lockout (UVLO) ensures correct switching of IGBT. The IGBT is turned-off, if the supply  $V_{CC1}$  drops below  $V_{IT-(UVLO1)}$ , irrespective of IN+, IN- and RST input till  $V_{CC1}$  goes above  $V_{IT+(UVLO1)}$ .

In similar manner, the IGBT is turned-off, if the supply  $V_{CC2}$  drops below  $V_{IT-(UVLO2)}$ , irrespective of IN+, IN- and RST input till  $V_{CC2}$  goes above  $V_{IT+(UVLO2)}$ .

Ready (RDY) pin indicates status of input and output side Under Voltage Lock-Out (UVLO) internal protection feature. If either side of device have insufficient supply ( $V_{CC1}$  or  $V_{CC2}$ ), the RDY pin output goes low; otherwise, RDY pin also serves as an indication to the micro-controller that the device is ready for operation.

### 9.3.4 Fault (FLT) and Reset (RST)

During IGBT overload condition, to report desaturation error FLT goes low. If RST is held low for the specified duration, FLT is cleared at rising edge of RST. RST has an internal filter to reject noise and glitches. By asserting RST for at-least the specified minimum duration, device input logic can be enabled or disabled.

#### 9.3.5 Short Circuit Clamp

Under short circuit events it is possible that currents are induced back into the gate-driver OUT and CLAMP pins due to parasitic Miller capacitance between the IGBT collector and gate terminals. Internal protection diodes on OUT and CLAMP help to sink these currents while clamping the voltages on these pins to values slightly higher than the output side supply.



# 9.4 Device Functional Modes

For ISO5451 OUT to follow IN+ in normal functional mode,  $\overline{RST}$  and RDY must be in high state.

Table 1. Function Table (1)

V <sub>CC1</sub>	V <sub>CC2</sub>	IN+	IN-	RST	RDY	OUT
PU	PD	X	Х	Х	Low	Low
PD	PU	X	X	X	Low	Low
PU	PU	X	Х	Low	High	Low
PU	Open	X	Х	Х	Low	Low
PU	PU	Low	Х	Х	High	Low
PU	PU	X	High	Х	High	Low
PU	PU	High	Low	High	High	High

<sup>(1)</sup> PU: Power Up ( $V_{CC1} \ge 2.25 \text{ V}$ ,  $V_{CC2} \ge 13 \text{ V}$ ), PD: Power Down ( $V_{CC1} \le 1.7 \text{ V}$ ,  $V_{CC2} \le 9.5 \text{ V}$ ), X: Irrelevant



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

The ISO5451 is an isolated gate driver for power semiconductor devices such as IGBTs and MOSFETs. It is intended for use in applications such as motor control, industrial inverters and switched mode power supplies. In these applications, sophisticated PWM control signals are required to turn the power devices on and off, which at the system level eventually may determine, for example, the speed, position, and torque of the motor or the output voltage, frequency and phase of the inverter. These control signals are usually the outputs of a micro controller, and are at low voltage levels such as 3.3 V or 5 V. The gate controls required by the MOSFETs and IGBTs, on the other hand, are in the range of 30 V (using unipolar output supply) to 15 V (using bipolar output supply), and need high current capability to be able to drive the large capacitive loads offered by those power transistors. Not only that, the gate drive needs to be applied with reference to the Emitter of the IGBT (source for MOSFET), and by construction, the Emitter node in a gate drive system may swing between 0 to the DC bus voltage, that can be several hundreds of volts in magnitude.

The ISO5451 is thus used to level shift the incoming 3.3-V and 5-V control signals from the microcontroller to the 30-V (using unipolar output supply) to 15-V (using bipolar output supply) drive required by the power transistors while ensuring high-voltage isolation between the driver side and the microcontroller side.

### 10.2 Typical Applications

Figure 42 shows the typical application of a three-phase inverter using six ISO5451 isolated gate drivers. Three-phase inverters are used for variable-frequency drives to control the operating speed and torque of AC motors and for high power applications such as High-Voltage DC (HVDC) power transmission.

The basic three-phase inverter consists of six power switches, and each switch is driven by one ISO5451. The switches are driven on and off at high switching frequency with specific patterns that to converter dc bus voltage to three-phase AC voltages.



# Typical Applications (continued)




Figure 42. Typical Motor Drive Application

#### 10.2.1 Design Requirements

Unlike optocoupler based gate drivers which need external current drivers and biasing circuitry to provide the input control signals, the input control to the device is CMOS and can be directly driven by the microcontroller. Other design requirements include decoupling capacitors on the input and output supplies, a pullup resistor on the common drain FLT output signal and RST input signal, and a high-voltage protection diode between the IGBT collector and the DESAT input. Further details are explained in the subsequent sections. Table 2 shows the allowed range for Input and Output supply voltage, and the typical current output available from the gate-driver.

**Table 2. Design Parameters** 

PARAMETER	VALUE
Input supply voltage	3-V to 5.5-V
Unipolar output supply voltage ( $V_{CC2}$ – GND2 = $V_{CC2}$ – $V_{EE2}$ )	15-V to 30-V
Bipolar output supply voltage (V <sub>CC2</sub> – V <sub>EE2</sub> )	15-V to 30-V
Bipolar output supply voltage (GND2 – V <sub>EE2</sub> )	0-V to 15-V
Output current	2.5-A

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Recommended ISO5451 Application Circuit

The ISO5451 has both, inverting and non-inverting gate control inputs, an active low reset input, and an open drain fault output suitable for wired-OR applications. The recommended application circuit in Figure 43 shows a typical gate driver implementation with Unipolar Output Supply and Figure 44 shows a typical gate driver implementation with Bipolar Output Supply using the ISO5451.



A 0.1- $\mu$ F bypass capacitor, recommended at input supply pin  $V_{CC1}$  and 1- $\mu$ F bypass capacitor, recommended at output supply pin  $V_{CC2}$ , provide the large transient currents necessary during a switching transition to ensure reliable operation. The 220 pF blanking capacitor disables DESAT detection during the off-to-on transition of the power device. The DESAT diode ( $D_{DST}$ ) and its 1- $k\Omega$  series resistor are external protection components. The  $R_G$  gate resistor limits the gate charge current and indirectly controls the IGBT collector voltage rise and fall times. The open-drain  $\overline{FLT}$  output and RDY output has a passive 10- $k\Omega$  pullup resistor. In this application, the IGBT gate driver is disabled when a fault is detected and will not resume switching until the microcontroller applies a reset signal.




Figure 43. Unipolar Output Supply

Figure 44. Bipolar Output Supply

# 10.2.2.2 FLT and RDY Pin Circuitry

There is 50k pullup resistor internally on  $\overline{FLT}$  and RDY pins. The  $\overline{FLT}$  and RDY pin is an open-drain output. A 10- $k\Omega$  pullup resistor can be used to make it faster rise and to provide logic high when  $\overline{FLT}$  and RDY is inactive, as shown in Figure 45.

Fast common mode transients can inject noise and glitches on  $\overline{\text{FLT}}$  and RDY pins due to parasitic coupling. This is dependent on board layout. If required, additional capacitance (100 pF to 300 pF) can be included on the  $\overline{\text{FLT}}$  and RDY pins.




Figure 45. FLT and RDY Pin Circuitry for High CMTI



#### 10.2.2.3 Driving the Control Inputs

The amount of common-mode transient immunity (CMTI) can be curtailed by the capacitive coupling from the high-voltage output circuit to the low-voltage input side of the ISO5451. For maximum CMTI performance, the digital control inputs, IN+ and IN-, must be actively driven by standard CMOS, push-pull drive circuits. This type of low-impedance signal source provides active drive signals that prevent unwanted switching of the ISO5451 output under extreme common-mode transient conditions. Passive drive circuits, such as open-drain configurations using pullup resistors, must be avoided. There is a 20 ns glitch filter which can filter a glitch up to 20 ns on IN+ or IN-.

#### 10.2.2.4 Local Shutdown and Reset

In applications with local shutdown and reset, the FLT output of each gate driver is polled separately, and the individual reset lines are asserted low independently to reset the motor controller after a fault condition.





Figure 46. Local Shutdown and Reset for Noninverting (left) and Inverting Input Configuration (right)

#### 10.2.2.5 Global-Shutdown and Reset

When configured for inverting operation, the ISO5451 can be configured to shutdown automatically in the event of a fault condition by tying the FLT output to IN+. For high reliability drives, the open drain FLT outputs of multiple ISO5451 devices can be wired together forming a single, common fault bus for interfacing directly to the micro-controller. When any of the six gate drivers of a three-phase inverter detects a fault, the active low FLT output disables all six gate drivers simultaneously.





Copyright © 2016, Texas Instruments Incorporated

Figure 47. Global Shutdown With Inverting Input Configuration

#### 10.2.2.6 Auto-Reset

In this case, the gate control signal at IN+ is also applied to the  $\overline{RST}$  input to reset the fault latch every switching cycle. Incorrect  $\overline{RST}$  makes output go low. A fault condition, however, the gate driver remains in the latched fault state until the gate control signal changes to the *gate low* state and resets the fault latch.

If the gate control signal is a continuous PWM signal, the fault latch will always be reset before IN+ goes high again. This configuration protects the IGBT on a cycle by cycle basis and automatically resets before the next 'on' cycle.




Figure 48. Auto Reset for Noninverting and Inverting Input Configuration



#### 10.2.2.7 DESAT Pin Protection

Switching inductive loads causes large instantaneous forward voltage transients across the freewheeling diodes of IGBTs. These transients result in large negative voltage spikes on the DESAT pin which draw substantial current out of the device. To limit this current below damaging levels, a  $100-\Omega$  to  $1-k\Omega$  resistor is connected in series with the DESAT diode.

Further protection is possible through an optional Schottky diode, whose low forward voltage assures clamping of the DESAT input to GND2 potential at low voltage levels.




Figure 49. DESAT Pin Protection with Series Resistor and Schottky Diode

#### 10.2.2.8 DESAT Diode and DESAT Threshold

The DESAT diode's function is to conduct forward current, allowing sensing of the IGBT's saturated collector-to-emitter voltage,  $V_{(CESAT)}$ , (when the IGBT is on) and to block high voltages (when the IGBT is off). During the short transition time when the IGBT is switching, there is commonly a high  $dV_{CE}/dt$  voltage ramp rate across the IGBT. This results in a charging current  $I_{(CHARGE)} = C_{(D-DESAT)} \times d_{VCE}/dt$ , charging the blanking capacitor.  $C_{(D-DESAT)}$  is the diode capacitance at DESAT.

To minimize this current and avoid false DESAT triggering, fast switching diodes with low capacitance are recommended. As the diode capacitance builds a voltage divider with the blanking capacitor, large collector voltage transients appear at DESAT attenuated by the ratio of 1+  $C_{(BLANK)}$  /  $C_{(D-DESAT)}$ .

Because the sum of the DESAT diode forward-voltage and the IGBT collector-emitter voltage make up the voltage at the DESAT-pin,  $V_F + V_{CE} = V_{(DESAT)}$ , the  $V_{CE}$  level, which triggers a fault condition, can be modified by adding multiple DESAT diodes in series:  $V_{CE-FAULT(TH)} = 9 \ V - n \times V_F$  (where n is the number of DESAT diodes).

When using two diodes instead of one, diodes with half the required maximum reverse-voltage rating may be chosen.



# 10.2.2.9 Determining the Maximum Available, Dynamic Output Power, Pod-max

The ISO5451 maximum allowed total power consumption of  $P_D = 251$  mW consists of the total input power,  $P_{ID}$ , the total output power,  $P_{OD}$ , and the output power under load,  $P_{OL}$ :

$$P_D = P_{ID} + P_{OD} + P_{OL} \tag{1}$$

With:

$$P_{ID} = V_{CC1-max} \times I_{CC1-max} = 5.5 \text{ V} \times 4.5 \text{ mA} = 24.75 \text{ mW}$$
 (2)

and:

$$P_{OD} = (V_{CC2} - V_{FE2}) \times I_{CC2-max} = (15V - (-8V)) \times 6 \text{ mA} = 138 \text{ mW}$$
 (3)

then:

$$P_{OI} = P_D - P_{ID} - P_{OD} = 251 \text{ mW} - 24.75 \text{ mW} - 138 \text{ mW} = 88.25 \text{ mW}$$
 (4)

In comparison to  $P_{OL}$ , the actual dynamic output power under worst case condition,  $P_{OL-WC}$ , depends on a variety of parameters:


$$P_{\text{OL-WC}} = 0.5 \times f_{\text{INP}} \times Q_{\text{G}} \times \left(V_{\text{CC2}} - V_{\text{EE2}}\right) \times \left(\frac{r_{\text{on-max}}}{r_{\text{on-max}} + R_{\text{G}}} + \frac{r_{\text{off-max}}}{r_{\text{off-max}} + R_{\text{G}}}\right)$$

where

- f<sub>INP</sub> = signal frequency at the control input IN+
- Q<sub>G</sub> = power device gate charge
- V<sub>CC2</sub> = positive output supply with respect to GND2
- V<sub>EE2</sub> = negative output supply with respect to GND2
- $r_{on-max}$  = worst case output resistance in the on-state: 4  $\Omega$
- $r_{off-max}$  = worst case output resistance in the off-state: 2.5  $\Omega$

• 
$$R_G$$
 = gate resistor (5)

Once  $R_G$  is determined, Equation 5 is to be used to verify whether  $P_{OL\text{-WC}} < P_{OL}$ . Figure 50 shows a simplified output stage model for calculating  $P_{OL\text{-WC}}$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 50. Simplified Output Model for Calculating Pol-WC

#### 10.2.2.10 Example

This examples considers an IGBT drive with the following parameters:

$$I_{ON-PK} = 2 \text{ A}, Q_G = 650 \text{ nC}, f_{INP} = 20 \text{ kHz}, V_{CC2} = 15 \text{ V}, V_{EE2} = -8 \text{ V}$$
 (6)

Apply the value of the gate resistor  $R_G = 10 \Omega$ .



Then, calculating the worst-case output power consumption as a function of  $R_G$ , using Equation 5  $r_{on-max}$  = worst case output resistance in the on-state:  $4\Omega$ ,  $r_{off-max}$  = worst case output resistance in the off-state:  $2.5\Omega$ ,  $R_G$  = gate resistor yields

$$P_{OL-WC} = 0.5 \times 20 \text{ kHz} \times 650 \text{ nC} \times \left(15 \text{ V} - (-8 \text{ V})\right) \times \left(\frac{4 \Omega}{4 \Omega + 10 \Omega} + \frac{2.5 \Omega}{2.5 \Omega + 10 \Omega}\right) = 72.61 \text{ mW}$$
(7)

Because  $P_{OL-WC}$  = 72.61 mW is below the calculated maximum of  $P_{OL}$  = 88.25 mW, the resistor value of  $R_G$  = 10  $\Omega$  is suitable for this application.

#### 10.2.2.11 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the npn/pnp buffer shown in Figure 51) may be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for currents up to 8 A, the D44VH10/D45VH10 pair for up to 15 A maximum.





Figure 51. Current Buffer for Increased Drive Current

#### 10.2.3 Application Curves





# 11 Power Supply Recommendations

To help ensure reliable operation at all data rates and supply voltages, a  $0.1-\mu F$  bypass capacitor is recommended at input supply pin  $V_{CC1}$  and  $1-\mu F$  bypass capacitor is recommended at output supply pin  $V_{CC2}$ . The capacitors should be placed as close to the supply pins as possible. The recommended placement of capacitors is 2-mm maximum from input and output power supply pin ( $V_{CC1}$  and  $V_{CC2}$ ).

# 12 Layout

#### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 54). Layer stacking should be in the following order (top-to-bottom): high-current or sensitive signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-current or sensitive traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the gate driver and the microcontroller and power transistors. Gate driver control input, Gate driver output OUT and DESAT should be routed in the top layer.
- Placing a solid ground plane next to the sensitive signal layer provides an excellent low-inductance path for the return current flow. On the driver side, use GND2 as the ground plane.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>. On the gate-driver V<sub>EE2</sub> and V<sub>CC2</sub> can be used as power planes. They can share the same layer on the PCB as long as they are not connected together.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

For detailed layout recommendations, see the Digital Isolator Design Guide (SLLA284).

#### 12.2 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 12.3 Layout Example




Figure 54. Recommended Layer Stack



#### 13 器件和文档支持

#### 13.1 文档支持

#### 13.1.1 相关文档

相关文档如下:

- 隔离相关术语
- 《ISO5851 评估模块 (EVM) 用户指南》
- 数字隔离器设计指南

### 13.2 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

#### 13.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

**▲『☆▲ ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 14 机械、封装和可订购信息


以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。





# **PACKAGE OUTLINE**

#### **DW0016B** SOIC - 2.65 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

  4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.


  5. Reference JEDEC registration MS-013.



### **EXAMPLE BOARD LAYOUT**

# **DW0016B**

# SOIC - 2.65 mm max height



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **EXAMPLE STENCIL DESIGN**

# **DW0016B**

# SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO5451DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO5451	Samples
ISO5451DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO5451	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO5451DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ISO5451DWR	SOIC	DW	16	2000	350.0	350.0	43.0	

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO5451DW	DW	SOIC	16	40	506.98	12.7	4826	6.6

# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司