

LF412QML Low Offset, Low Drift Dual JFET Input Operational Amplifier

Check for Samples: LF412QML

FEATURES

Input Offset Voltage Drift: 20 μV/°C (Max)

• Low Input Bias Current: 50 pA (Typ)

Low Input Noise Current: 0.01 pA/√Hz (Typ)

• Wide Gain Bandwidth: 2.7 MHz (Min)

High Slew Rate: 8V/μs (Min)
 High Input Impedance: 10¹²Ω

• Low Total Harmonic Distortion <0.02%

Low 1/f Noise Corner: 50 Hz

Fast Settling Time to 0.01%: 2 μs

DESCRIPTION

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and ensured input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF412 dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Connection Diagram




Figure 1. TO-99 Package




Figure 2. CDIP Package



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BI-FET II is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



Simplified Schematic





Figure 3. 1/2 Dual

Detailed Schematic





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings(1)

Supply Voltage	±18V						
Differential Input Voltage			±30V				
Input voltage Range ⁽²⁾	±15V						
Output Short Circuit Duration (3)			Continuous				
Davier Dissipation (4)	Power Dissipation (4) TO-99 Package						
Power Dissipation 7	800mW						
T _{Jmax}	150°C						
		TO-99 Package (Still Air)	160°C/W				
		TO-99 Package (500 LF/Min Air Flow)	83°C/W				
Thermal Resistance	θ_{JA}	CDIP Package (Still Air)	122°C/W				
Thermal Resistance		CDIP Package (500 LF/Min Air Flow)	66°C/W				
	0	TO-99 Package	38°C/W				
	θ_{JC}	CDIP Package	15°C/W				
Supply voltage Range			±5V to ±15V				
Operating Temperature Range	-55°C ≤ T _A ≤ 125°C						
Storage Temperature Range	-65°C ≤ T _A ≤ 150°C						
Lead Temperature Soldering (1	260°C						
ESD Tolerance ⁽⁵⁾	1,700V						

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- (3) Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.
- (5) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

Product Folder Links: LF412QML



Electrical Characteristics DC parameters

The following conditions apply, unless otherwise specified. $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- group
V	Input offset Voltage	P 10KO		-3.0	3.0	mV	1
V_{IO}	input onset voltage	$R_S = 10K\Omega$		-5.0	5.0	mV	2, 3
A)/ /AT	Temperature Coefficient of Input	$R_S = 10K\Omega$, 25°C ≤ $T_A \le 125$ °C	See ⁽¹⁾	-20	20	μV/°C	2
ΔV _{IO} / ΔT	Offset Voltage	$R_S = 10K\Omega$, -55°C ≤ $T_A \le 25$ °C	See ⁽¹⁾	-20	20	μV/°C	3
	land Officer Course		Can (2)	-0.1	0.1	nA	1
I _{IO}	Input Offset Current		See ⁽²⁾	-25	25	nA	2
.1	Innut Bion Current		See ⁽²⁾		0.2	nA	1
±l _{IB}	Input Bias Current		See (=)		50	nA	2
CMRR	Common Mode Rejection Ratio	$R_S \le 10K\Omega$, $V_{CM} = \pm 11V$		70		dB	1, 2, 3
+PSRR	Supply Voltage Rejection Ratio	6V ≤ +V _{CC} ≤ 15V, -V _{CC} = -15V		70		dB	1, 2, 3
-PSRR	Supply Voltage Rejection Ratio	+V _{CC} = 15V, -15V ≤ -V _{CC} ≤ -6V		70		dB	1, 2, 3
Is	Supply Current				6.5	mA	1, 2, 3
-	Outroot Chart Circuit Compart			13	45	mA	1
-l _{OS}	Output Short Circuit Current			6.0	45	mA	2, 3
.1	Output Short Circuit Current			-45	-13	mA	1
+I _{OS}	Output Short Circuit Current			-45	-6.0	mA	2, 3
. ^	Lorgo Signal Voltage Coin	$V_0 = 0$ to 10V,	See ⁽³⁾	25		V/mV	4
+A _{VS}	Large Signal Voltage Gain	$R_L = 2K\Omega$	See	15		V/mV	5, 6
٨	Laura Ciaral Valtana Caia	$V_{O} = 0 \text{ to -10V},$	See ⁽³⁾	25		V/mV	4
-A _{VS}	Large Signal Voltage Gain	$R_L = 2K\Omega$	See	15		V/mV	5, 6
+V _O	Output Voltage Swing	$R_L = 10K\Omega, +V_I = 11V,$ -V _I = -11V		12		V	4, 5, 6
-V _O	Output Voltage Swing	$R_L = 10K\Omega, +V_I = -11V,$ -V _I = 11V			-12	V	4, 5, 6
V_{CM}	Input Common Mode Voltage Range		See ⁽⁴⁾	-11	11	V	1, 2, 3

 $[\]begin{array}{ll} \text{(1)} & \text{Specified parameter, not tested.} \\ \text{(2)} & R_S = 10 \text{K}\Omega @ +125 ^{\circ}\text{C} \\ \text{(3)} & \text{Datalog reading in K} = \text{V/mV.} \\ \text{(4)} & \text{Specified by CMRR.} \\ \end{array}$




Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified. V_{CC} = ±15V, V_{CM} = 0V, R_S = 0 Ω

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- group
SR+	Slew Rate	$V_O = -5V$ to $5V$		8.0		V/µs	7
SR-	Slew Rate	$V_O = 5V$ to -5V		8.0		V/µs	7
GBW	Gain Bandwidth Product			2.7		MHz	7

Typical Connection



Copyright © 2010–2013, Texas Instruments Incorporated



Typical Performance Characteristics




Figure 4.







Figure 6.










Figure 9.



Typical Performance Characteristics (continued) Negative Current Limit Output Voltage Swing






Figure 10.











Figure 11.











Typical Performance Characteristics (continued)



















Typical Performance Characteristics (continued) Open Loop Voltage Gain Output







Pulse Response

 $R_L=2 k\Omega$, $C_L=10 pF$




Figure 24. Small Signal Inverting




Figure 25. Small Signal Non-Inverting



Pulse Response (continued)

 R_L =2 $k\Omega$, C_L =10 pF




Figure 26. Large Signal Inverting





Figure 27. Large Signal Non-Inverting



TIME (5 $\mu \text{S/DIV})$ Figure 28. Current Limit (RL=100 Ω)



APPLICATION HINTS

The LF412 JFET input dual op amp is internally trimmed (BI-FET II™) providing very low input offset voltages and ensured input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±6.0V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 $k\Omega$ load resistance to $\pm 10V$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Product Folder Links: LF412QML



Typical Application




Figure 29. Single Supply Sample and Hold





Table 2. Revision History

Date Released	Revision	Section	Changes
12/08/2010	А	New Release to Corporate format	1 MDS datasheet converted into Corporate datasheet format. MNLF412-X Rev 0C1 will be archived.
03/26/2013	Α	All Sections	Changed layout of National Data Sheet to TI format

Product Folder Links: LF412QML

www.ti.com 30-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF412 MD8	ACTIVE	DIESALE	Y	0	154	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LF412MH/883	ACTIVE	TO-99	LMC	8	20	Non-RoHS & Non-Green	Call TI	Call TI	-55 to 125	LF412MH/883 Q ACO LF412MH/883 Q >T	Samples
LF412MJ/883	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LF412MJ /883 Q ACO /883 Q >T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 30-Sep-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
LF412MJ/883	NAB	CDIP	8	40	506.98	15.24	13440	NA	



www.ti.com 5-Jan-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
LF412MH/883	LMC	TO-CAN	8	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54

LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated