



ZHCSN38B -





LMR54410, LMR54406 **REVISED FEBRUARY 2022** OCTOBER 2021


采用 SOT-23 封装的 LMR544xx SIMPLE SWITCHER® 4V 至 45V、0.6A/1A 降压转换器

1 特性

- 提供功能安全
 - 有助于进行功能安全系统设计的文档
- 专用于条件严苛的工业应用
 - 4V 至 36V 输入电压范围
 - 可承受高达 50V 的短路 V_{IN} 瞬态电压
 - 0.6A/1A 持续输出电流
 - 最短打开时间:60ns
 - 1.1MHz 固定开关频率
 - -40°C 至 150°C 的结温范围
 - 98% 最大占空比
 - 具有预偏置输出的单调启动
 - 具有断续模式的短路保护
 - 精密使能端
 - ±1% 容差电压基准
- 解决方案小巧且易于使用
 - 集成同步整流
 - 内置补偿功能,便于使用
 - SOT-23 封装
- 与 LMR14010A、LMR50410 和 TPS560430 引脚 对引脚兼容
- 采用引脚到引脚兼容封装的各种选项
 - PFM 和强制 PWM (FPWM) 选项

2 应用

- 大型电器
- PLC、DCS 和 PAC
- 智能电表
- 通用宽输入电压电源



3 说明

 $\mathsf{LMR544xx}$ 是一款简单易用的宽 V_{IN} 同步降压转换器, 能够驱动高达 1A 和 0.6A 的负载电流。该器件具有 4V 至 36V 的宽输入范围,适用于从非稳压源进行电源调 节的各种工业应用。


LMR544xx 以 1.1MHz 的开关频率运行,支持使用相 对较小的电感器,从而实现经优化的解决方案尺寸。它 具有可在轻负载时实现高效率的 PFM 版本和实现恒定 频率的 FPWM 版本,并可在整个负载范围内实现低输 出电压纹波。在内部实现了软启动和补偿电路,从而更 大限度地减少了器件所用的外部元件。

该器件内置保护功能,例如逐周期电流限制、断续模式 短路保护以及功耗过大的情况下的热关断功能。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
LMR54410	SOT-23 (6)	2.90mm × 1.60mm
LMR54406	301-23 (0)	2.9011111 ~ 1.0011111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



效率与输出电流间的关系: $V_{OUT} = 5V$, 1100kHz



Table of Contents

1 特性	1	8.4 Device Functional Modes	17
2 应用		9 Application and Implementation	18
- <i>—,</i> 3 说明		9.1 Application Information	18
4 Revision History		9.2 Typical Application	18
5 Device Comparison Table		10 Power Supply Recommendations	25
6 Pin Configuration and Functions		11 Layout	26
7 Specifications		11.1 Layout Guidelines	26
7.1 Absolute Maximum Ratings		11.2 Layout Example	27
7.2 ESD Ratings		12 Device and Documentation Support	28
7.3 Recommended Operating Conditions		12.1 Device Support	28
7.4 Thermal Information		12.2 Documentation Support	
7.5 Electrical Characteristics		12.3 接收文档更新通知	28
7.6 Timing Requirements		12.4 支持资源	28
7.7 System Characteristics		12.5 Trademarks	
7.8 Typical Characteristics		12.6 Electrostatic Discharge Caution	28
8 Detailed Description		12.7 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	28
8.3 Feature Description			

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (November 2021) to Revision B (February 2022)	Page
• 更改了数据表标题	1
Changed the maximum input voltage to 45 V	4
• Updated 节 7.8 to include the LMR54410 and LMR54406	
• Added 节 9.2.2.8	21
Changes from Revision * (October 2021) to Revision A (November 2021)	Page

将器件状态从"预告信息"更改为"量产数据"......1

5 Device Comparison Table

ORDERABLE PART NUMBER	OUTPUT CURRENT	FREQUENCY	PFM OR FPWM	OUTPUT
LMR54410DBVR	1 A	1100 kHz	PFM	Adjustable
LMR54410FDBVR	1 A	1100 kHz	FPWM	Adjustable
LMR54406DBVR	0.6 A	1100 kHz	PFM	Adjustable
LMR54406FDBVR	0.6 A	1100 kHz	FPWM	Adjustable

6 Pin Configuration and Functions




图 6-1. 6-Pin SOT-23 DBV Package (Top View)

表 6-1. Pin Functions

PI	N	TYPF(1)	DESCRIPTION
NAME	NO	1166	DESCRIPTION
СВ	1	Р	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.
GND	2	G	Power ground pins. Connected to the source of low-side FET internally. Connect to system ground, ground side of C_{IN} and C_{OUT} . The path to C_{IN} must be as short as possible.
FB	3	А	Feedback input to the converter. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
EN	4	А	Precision enable input to the converter. Do not float. High = on, low = off. Can be tied to VIN. Precision enable input allows an adjustable UVLO by an external resistor divider.
VIN	5	Р	Supply input pin to the internal bias LDO and high-side FET. Connect to the input supply and input bypass capacitors C _{IN} . Input bypass capacitors must be directly connected to this pin and GND.
SW	6	Р	Switching output of the converter. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to the power inductor.

(1) A = Analog, P = Power, G = Ground

7 Specifications

7.1 Absolute Maximum Ratings

Over junction temperature range of -40°C to 150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN to GND ⁽²⁾	- 0.3	45 ⁽³⁾	V
Input voltage	EN to GND ⁽²⁾	- 0.3	V _{IN} + 0.3	V
	FB to GND	- 0.3	5.5	V
Output valtage	SW to GND ⁽²⁾	- 0.3	V _{IN} + 0.3	V
Output voltage	CBOOT to SW	- 0.3	5.5	V
Junction tempera	ture T _J	- 40	150	°C
Storage tempera	ture, T _{stg}	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Absolute maximum ratings are rated under typical room temperature conditions. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device.
- (3) The DC max on device is 45 V. A maximum of 50 V can be sustained at this pin at room temperature for a duration of \leq 1 s at a duty cycle of \leq 0.01%. In short 100- μ S VIN transient at room temperature.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)	Liectrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±750	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN to GND	4	36	V
Imput voitage	EN to GND ⁽¹⁾	0	VIN	V
Output voltage	V _{OUT} ⁽²⁾	0.8	28	V
Output current	LMR54410	0	1	Α
Output current	LMR54406	0	0.6	Α

- (1) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- (2) Under no conditions should the output voltage be allowed to fall below 0 V.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DBV(SOT-23-6)	UNIT
	I HERMAL METRIC (**)	6 PINS	UNII
R ₀ JA (2)	Junction-to-ambient thermal resistance	173	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	116	°C/W
R ₀ JB	Junction-to-board thermal resistance	31	°C/W
ψJT	Junction-to-top characterization parameter	20	°C/W
ψ ЈВ	Junction-to-board characterization parameter	30	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. www.ti.com.cn

The value of R θ JA given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, with a 2-layer PCB, a R θ JA = 80 ℃/W can be achieved. For design information see Maximum Output Current versus Ambient Temperature.

7.5 Electrical Characteristics

Limits apply over operating junction temperature (T_J) range of -40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_{.I} = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 4 V to 36 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE (VIN PIN)					
		Rising threshold	3.55	3.75	4	V
V_{IN_UVLO}	Undervoltage lockout thresholds	Falling threshold	3.25	3.45	3.65	V
		Hysteresis		0.3		V
I _{Q-nonSW}	Operating quiescent current (non-switching) ⁽¹⁾	V _{EN} = 3.3 V, VFB = 1.1 V (PFM variant only)		80	120	μA
I _{SD}	Shutdown quiescent current; measured at the VIN pin	V _{EN} = 0 V		3	10	μA
ENABLE (EN	PIN)					
V _{EN-VOUT-H}	Enable input high-level for V _{OUT}	V _{ENABLE} rising	1.1	1.23	1.36	V
V _{EN-VOUT-L}	Enable input low-level for V _{OUT}	V _{ENABLE} falling	0.95	1.1	1.22	V
V _{EN-VOUT-HYS}	Enable input hysteresis for V _{OUT}	Hysteresis		130		mV
I _{LKG-EN}	Enable input leakage current	V _{EN} = 3.3 V		10	200	nA
VOLTAGE RE	FERENCE (FB PIN)					
V _{FB}	Feedback voltage		0.79	0.8	0.81	V
I _{LKG-FB}	Feedback leakage current	FB = 1.2 V		0.2		nA
SWITCHING I	FREQUENCY			-		
Fosc	Internal oscillator frequency		0.935	1.1	1.265	MHz
CURRENT LII	MITS AND HICCUP					
I _{SC}	High-side current limit ⁽²⁾	LMR54410	1.25	1.6	1.9	Α
I _{LS-LIMIT}	Low-side current limit ⁽²⁾	LMR54410	.9	1.1	1.3	Α
I _{SC}	High-side current limit ⁽²⁾	LMR54406	.85	1.1	1.3	Α
I _{LS-LIMIT}	Low-side current limit ⁽²⁾	LMR54406	.65	0.8	.95	Α
I _{L-ZC}	Zero cross detector threshold	PFM variants only		0.02		Α
MOSFETS						
R _{DS-ON-HS}	High-side MOSFET ON-resistance	T _J = 25°C, V _{IN} = 12 V		450		mΩ
R _{DS-ON-LS}	Low-side MOSFET ON-resistance	T _J = 25°C, V _{IN} = 12 V		240		mΩ
THERMAL SH	HUTDOWN					
T _{SD-Rising}	Thermal shutdown	Shutdown threshold		170		°C
T _{SD-Falling}	Thermal shutdown	Recovery threshold		158		°C

This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.

7.6 Timing Requirements

Limits apply over operating junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 4 V - 36 V.

	PARAMETER	TEST CONDTIONS	MIN	TYP	MAX	UNIT
t _{ON-MIN}	Minimum switch on time	I _{OUT} = 1 A		60		ns
t _{OFF-MIN}	Minimum switch off time	I _{OUT} = 1 A		110		ns
t _{ON-MAX}	Maximum switch on time			7.5		μs
t _{SS}	Internal soft-start time			1.8		ms

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using

7.7 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25$ °C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40$ °C to 150°C. These specifications are not ensured by production testing.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Operating input voltage range		4		36	V
V _{OUT}	Adjustable output voltage regulation ⁽¹⁾	PFM operation	- 1.5%		2.5%	
V _{OUT}	Adjustable output voltage regulation ⁽¹⁾	FPWM operation	- 1.5%		1.5%	
I _{SUPPLY}	Input supply current when in regulation	V_{IN} =12 V, V_{OUT} = 3.3 V, I_{OUT} = 0 A, R_{FBT} = 1 M Ω , PFM variant		90		μΑ
D _{MAX}	Maximum switch duty cycle ⁽²⁾			98%		
V _{HC}	FB pin voltage required to trip short- circuit hiccup mode			0.325		V
t _D	Switch voltage dead time			2		ns
T _{SD}	Thermal shutdown temperature	Shutdown temperature		170		°C
T _{SD}	Thermal shutdown temperature	Recovery temperature		158		°C

⁽¹⁾ Deviation in V_{OUT} from nominal output voltage value at V_{IN} = 24 V, I_{OUT} = 0 A to full load

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated

Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

⁽²⁾ In dropout, the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: F_{MIN} = 1 / (t_{ON-MAX} + t_{OFF-MIN}). D_{MAX} = t_{ON-MAX} / (t_{ON-MAX} + t_{OFF-MIN}).

7.8 Typical Characteristics


 V_{IN} = 12 V, f_{SW} = 1100 kHz, T_A = 25°C, unless otherwise specified






7.8 Typical Characteristics (continued)

 V_{IN} = 12 V, f_{SW} = 1100 kHz, T_A = 25°C, unless otherwise specified



7.8 Typical Characteristics (continued)

 V_{IN} = 12 V, f_{SW} = 1100 kHz, T_A = 25°C, unless otherwise specified






图 7-14. HS and LS Current Limit Versus Temperature

8 Detailed Description

8.1 Overview

The LMR544xx converter is an easy-to-use synchronous step-down DC-DC converter operating from a 4-V to 36-V supply voltage. The LMR54410 is capable of delivering up to 1-A DC load current in a very small solution size while the LMR54406 is capable of delivering up to 0.6-A load current. The family has multiple versions applicable to various applications. See † 5 for detailed information.


The LMR544xx employs fixed-frequency peak-current mode control. The PFM version enters PFM mode at light load to achieve high efficiency. A FPWM version is provided to achieve low output voltage ripple, tight output voltage regulation, and constant switching frequency at light load. The device is internally compensated, which reduces design time and requires few external components.

Additional features, such as precision enable and internal soft start, provide a flexible and easy-to-use solution for a wide range of applications. Protection features include the following:

- · Thermal shutdown
- V_{IN} undervoltage lockout
- · Cycle-by-cycle current limit
- · Hiccup mode short-circuit protection

This family of devices requires very few external components and has a pinout designed for simple, optimal PCB layout.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fixed Frequency Peak Current Mode Control

The following operating description of the LMR544xx refers to ‡ 8.2 and to the waveforms in $^{\blacksquare}$ 8-1. The LMR544xx is a step-down synchronous buck converter with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The LMR544xx supplies a regulated output voltage by turning on the high-side and low-side NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope of $(V_{IN} - V_{OUT}) / L$. When the high-side switch is turned off by the control logic, the low-side switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the low-side switch with a slope of $-V_{OUT} / L$. The control parameter of a buck converter is defined as Duty Cycle D = t_{ON} / T_{SW} , where t_{ON} is the high-side switch ON time and T_{SW} is the switching period. The converter control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = V_{OUT} / V_{IN} .






图 8-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The LMR544xx employs fixed-frequency peak-current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak-current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, making designing easy and providing stable operation when using a variety of output capacitors. The converter operates with fixed switching frequency at normal load conditions. During light-load condition, the LMR544xx operates in PFM mode to maintain high efficiency (PFM version) or in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency (FPWM version).

8.3.2 Adjustable Output Voltage

A precision 0.8-V reference voltage (V_{REF}) is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from V_{OUT} to the FB pin. It is recommended to use 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the bottom-side resistor, R_{FBB} , for the desired divider current and use \mathcal{F}_{EE} 1 to calculate the top-side resistor, R_{FBT} . The recommended range for R_{FBT} is 10 k Ω to 100 k Ω . A lower R_{FBT} value can be used if pre-loading is desired to reduce the V_{OUT} offset in PFM operation. Lower R_{FBT} values reduce efficiency at very light load. Less static current goes through a larger R_{FBT} value and can be more desirable when light-load efficiency is critical. However, R_{FBT} values larger than 1 M Ω are not recommended because they make the feedback path more susceptible to noise. Larger R_{FBT} values require a more carefully designed feedback path trace from the feedback resistors to the feedback pin of the device. The tolerance and temperature variation of the resistor divider network affect the output voltage regulation.




图 8-2. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
 (1)

8.3.3 Enable

The voltage on the EN pin controls the ON/OFF operation of the LMR544xx. A voltage of less than 0.95 V shuts down the device, while a voltage of greater than 1.36 V is required to start the converter. The EN pin is an input and cannot be left open or floating. The simplest way to enable the operation of the LMR544xx is to connect EN to VIN. This allows self-start-up of the LMR544xx when V_{IN} is within the operating range.

Many applications benefit from the employment of an enable divider, R_{ENT} and R_{ENB} ($\[mathbb{S}\]$ 8-3) to establish a precision system UVLO level for the converter. A system UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supplying protection, such as a battery discharge level. An external logic signal can also be used to drive the EN input for system sequencing and protection.

备注

The EN pin voltage must not to be greater than V_{IN} + 0.3 V. It is not recommended to apply EN voltage when V_{IN} is 0 V.




图 8-3. System UVLO by Enable Divider

8.3.4 Minimum ON Time, Minimum OFF Time, and Frequency Foldback

The minimum ON time (T_{ON_MIN}) is the shortest duration of time that the high-side switch can be turned on. T_{ON_MIN} is typically 60 ns for the LMR544xx. The minimum OFF time (T_{OFF_MIN}) is the shortest duration of time that the high-side switch can be off. T_{OFF_MIN} is typically 110 ns. In CCM operation, T_{ON_MIN} and T_{OFF_MIN} limit the voltage conversion range without switching frequency foldback.

The minimum duty cycle without frequency foldback allowed is:

$$D_{MIN} = T_{ON\ MIN} \times f_{SW} \tag{2}$$

The maximum duty cycle without frequency foldback allowed is:

$$D_{MAX} = 1 - T_{OFF MIN} \times f_{SW}$$
 (3)

Given a required output voltage, the maximum V_{IN} without frequency foldback can be found by:

$$V_{IN_MAX} = \frac{V_{OUT}}{f_{SW} \times T_{ON_MIN}}$$
(4)

The minimum V_{IN} without frequency foldback can be calculated by:


$$V_{\text{IN_MIN}} = \frac{V_{\text{OUT}}}{1 - f_{\text{SW}} \times T_{\text{OFF_MIN}}}$$
 (5)

In the LMR544xx, a frequency foldback scheme is employed once the T_{ON_MIN} or T_{OFF_MIN} is triggered, which can extend the maximum duty cycle or lower the minimum duty cycle.

The on time decreases while V_{IN} voltage increases. Once the on time decreases to T_{ON_MIN} , the switching frequency starts to decrease while V_{IN} continues to go up, which lowers the duty cycle further to keep V_{OUT} in regulation according to 方程式 2.

The frequency foldback scheme also works once larger duty cycle is needed under a low V_{IN} condition. The frequency decreases once the device hits its T_{OFF_MIN} , which extends the maximum duty cycle according to 方程 3. In such condition, the frequency can be as low as approximately 133 kHz. A wide range of frequency foldback allows for the LMR544xx output voltage to stay in regulation with a much lower supply voltage V_{IN} , which leads to a lower effective dropout.

With frequency foldback while maintaining a regulated output voltage, V_{IN_MAX} is raised and V_{IN_MIN} is lowered by decreased f_{SW} .



8.3.5 Bootstrap Voltage

The LMR544xx provides an integrated bootstrap voltage converter. A small capacitor between the CB and SW pins provides the gate drive voltage for the high-side MOSFET. The bootstrap capacitor is refreshed when the high-side MOSFET is off and the low-side switch is on. The recommended value of the bootstrap capacitor is 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or higher is recommended for stable performance over temperature and voltage.

8.3.6 Overcurrent and Short Circuit Protection

The LMR544xx incorporates both peak and valley inductor current limit to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for sustained short circuits.

High-side MOSFET overcurrent protection is implemented by the nature of the peak current mode control. The high-side switch current is sensed when the high-side is turned on after a set blanking time. The high-side switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. See \dagger 8.2 for more details. The peak current of high-side switch is limited by a clamped maximum peak current threshold I_{sc} (see \dagger 7.5), which is constant.

The current going through the low-side MOSFET is also sensed and monitored. When the low-side switch turns on, the inductor current begins to ramp down. The low-side switch is not turned OFF at the end of a switching cycle if its current is above the low-side current limit, I_{LS_LIMIT} (see $\ ^{\ddagger}\ 7.5$). The low-side switch is kept ON so that inductor current keeps ramping down until the inductor current ramps below I_{LS_LIMIT} . Then, the low-side switch is turned OFF and the high-side switch is turned on after a dead time. After I_{LS_LIMIT} is achieved, peak and valley current limit controls the maximum current delivered and it can be calculated using Equation 6.

$$I_{OUT}\big|_{max} = \frac{I_{LS_LIMIT} + I_{SC}}{2}$$
(6)

If the feedback voltage is lower than 40% of the V_{REF} , the current of the low-side switch triggers I_{LS_LIMIT} for 256 consecutive cycles and hiccup current protection mode is activated. In hiccup mode, the converter shuts down and keeps off for a period of hiccup, T_{HICCUP} (135 ms typical) before the LMR544x tries to start again. If overcurrent or a short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Hiccup

mode reduces power dissipation under severe overcurrent conditions, preventing overheating and potential damage to the device.

For the FPWM version, the inductor current is allowed to go negative. When this current exceeds the low-side negative current limit, I_{LS_NEG} , the low-side switch is turned off and high-side switch is turned on immediately. This is used to protect the low-side switch from excessive negative current.

8.3.7 Soft Start

The integrated soft-start circuit prevents input inrush current impacting the LMR544xx and the input power supply. Soft start is achieved by slowly ramping up the internal reference voltage when the device is first enabled or powered up. The typical soft-start time is 1.8 ms.

The LMR544xx also employs overcurrent protection blanking time, T_{OCP_BLK} (33 ms typical), at the beginning of power up. Without this feature, in applications with a large amount of output capacitors and high V_{OUT} , the inrush current is large enough to trigger the current-limit protection, which can cause a false start as the device enters into hiccup mode. This results in a continuous recycling of soft start without raising up to the programmed output voltage. The LMR544xx is able to charge the output capacitor to the programmed V_{OUT} by controlling the average inductor current during the start-up sequence in the blanking time, T_{OCP_BLK} .

8.3.8 Thermal Shutdown

The LMR544xx provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C. Both high-side and low-side FETs stop switching in thermal shutdown. Once the die temperature falls below 158°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN pin provides electrical ON/OFF control for the LMR544xx. When V_{EN} is below 0.95 V, the device is in shutdown mode. The LMR544xx also employs V_{IN} undervoltage lockout protection (UVLO). If V_{IN} voltage is below its UVLO threshold of 3.25 V, the converter is turned off.

8.4.2 Active Mode

The LMR544xx is in active mode when both V_{EN} and V_{IN} are above their respective operating threshold. The simplest way to enable the LMR544xx is to connect the EN pin to VIN pin. This allows self-start-up when the input voltage is in the operating range of 4.0 V to 36 V. See $\frac{11}{10}$ 8.3.3 for details on setting these operating levels.

In active mode, depending on the load current, the LMR544xx is in one of four modes:

- 1. Continuous conduction mode (CCM) with fixed switching frequency when load current is greater than half of the peak-to-peak inductor current ripple (for both PFM and FPWM versions)
- 2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is less than half of the peak-to-peak inductor current ripple(only for PFM version)
- 3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for PFM version)
- 4. Forced pulse width modulation mode (FPWM) with fixed switching frequency even at light load (only for FPWM version)

8.4.3 CCM Mode

Continuous conduction mode (CCM) operation is employed in the LMR544xx when the load current is greater than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode and the maximum output current of 1 A or 0.6 A can be supplied by the LMR54410 or LMR54406, respectively.

8.4.4 Light Load Operation (PFM Version)

For PFM version, when the load current is lower than half of the peak-to-peak inductor current in CCM, the LMR544xx operates in discontinuous conduction mode (DCM), also known as diode emulation mode (DEM). In DCM operation, the low-side switch is turned off when the inductor current drops to I_{LS_ZC} (20 mA typical) to improve efficiency. Both switching losses and conduction losses are reduced in DCM, compared to forced PWM operation at light load.

During light load operation, pulse frequency modulation (PFM) mode is activated to maintain high efficiency operation. When either the minimum high-side switch ON time t_{ON_MIN} or the minimum peak inductor current l_{PEAK_MIN} (300 mA typical) is reached, the switching frequency decreases to maintain regulation. In PFM mode, switching frequency is decreased by the control loop to maintain output voltage regulation when load current reduces. Switching loss is further reduced in PFM operation due to a significant drop in effective switching frequency.

8.4.5 Light-Load Operation (FPWM Version)

For FPWM version, LMR544xx is locked in PWM mode at full load range. This operation is maintained, even in no-load condition, by allowing the inductor current to reverse its normal direction. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The LMR544xx is a step-down DC-to-DC converter. The LMR54410 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 1 A. The LMR54406 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 0.6 A. The following design procedure can be used to select components for the LMR544xx.

9.2 Typical Application

The LMR54410 only requires a few external components to convert from a wide voltage range supply to a fixed output voltage.

§ 9-1 shows a basic schematic.




图 9-1. Application Circuit

The external components have to fulfill the needs of the application and the stability criteria of the control loop of the device. $\frac{1}{2}$ 9-1 can be used to simplify the output filter component selection.

表 9-1.	L and C _{OUT} Typical Values
	a (=> (4)

f _{SW} (kHz)	V _{OUT} (V)	L (µH)	C _{OUT} (μF) ⁽¹⁾	R_{FBT} (k Ω)	R _{FBB} (kΩ)
	3.3	10	22 μF / 10 V	69.8	22.1
1100	5	15	22 μF / 10 V	118	22.1
	12	33	22 µF / 25 V + 10 µF / 25 V	309	22.1

(1) A ceramic capacitor is used in this table.

9.2.1 Design Requirements

The detailed design procedure is described based on a design example. For this design example, use the parameters listed in $\frac{1}{5}$ 9-2 as the input parameters.

	表 9-2.	Design	Example	Parameters
--	--------	--------	----------------	-------------------

PARAMETER	VALUE
Input voltage, V _{IN}	5 V typical, range from 6 V to 36 V
Output voltage, V _{OUT}	5 V ±3%
Maximum output current, I _{OUT_MAX}	1 A
Output overshoot/undershoot (0 A to 1 A)	5%
Output voltage ripple	0.5%
Operating frequency	1100 kHz

9.2.2 Detailed Design Procedure

9.2.2.1 Output Voltage Set-Point

The output voltage of the LMR54410 device is externally adjustable using a resistor divider network. The divider network is comprised of a top feedback resistor R_{FBT} and bottom feedback resistor R_{FBB} . Equation 7 is used to determine the output voltage of the converter:

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
 (7)

Choose the value of R_{FBB} to be 22.1 k Ω . With the desired output voltage set to 5 V and the V_{REF} = 0.8 V, the R_{FBT} value can then be calculated using Equation 7. The formula yields to a value 116 k Ω , a standard value of 118 k Ω is selected.

9.2.2.2 Switching Frequency

The higher switching frequency allows for lower value inductors and smaller output capacitors, which results in smaller solution size and lower component cost. However, higher switching frequency brings more switching loss, making the solution less efficient and produce more heat. The switching frequency is also limited by the minimum on time of the integrated power switch, the input voltage, the output voltage, and the frequency shift limitation as mentioned in † 8.3.4. For this example, a switching frequency of 1100 kHz is selected.

9.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the RMS current. The inductance is based on the desired peak-to-peak ripple current Δ i_L. Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN}. Use Equation 9 to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} must be 20% to 60% of maximum I_{OUT} supported by converter. During an instantaneous overcurrent operation event, the RMS and peak inductor current can be high. The inductor saturation current must be higher than peak current limit level.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{V_{IN_MAX} \times L \times f_{SW}}$$
(8)

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}$$
(9)

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. Too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load

can be falsely triggered. It also generates more inductor core loss since the current ripple is larger. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. With peak current mode control, it is recommended to have adequate amount of inductor ripple current. A larger inductor ripple current improves the comparator signal-to-noise ratio.

For this design example, choose K_{IND} = 0.4. The minimum inductor value is calculated to be 15.36 μ H. Choose the nearest standard 15- μ H ferrite inductor with a capability of 1.5-A RMS current and 2.5-A saturation current.

9.2.2.4 Output Capacitor Selection

The device is designed to be used with a wide variety of LC filters. It is generally desired to minimize the output capacitance to keep cost and size down. The output capacitor or capacitors, C_{OUT}, must be chosen with care since it directly affects the steady state output voltage ripple, loop stability, and output voltage overshoot and undershoot during load current transient. The output voltage ripple is essentially composed of two parts. One part is caused by the inductor ripple current flowing through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT_ESR} = \Delta I_L \times ESR = K_{IND} \times I_{OUT} \times ESR$$
(10)

The other part is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT_C} = \frac{\Delta I_L}{8 \times f_{SW} \times C_{OUT}} = \frac{K_{IND} \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}}$$
(11)

The two components of the voltage ripple are not in-phase, therefore, the actual peak-to-peak ripple is less than the sum of the two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rates. When a large load step occurs, output capacitors provide the required charge before the inductor current can slew to an appropriate level. The control loop of the converter usually requires eight or more clock cycles to regulate the inductor current equal to the new load level during this time. The output capacitance must be large enough to supply the current difference for eight clock cycles to maintain the output voltage within the specified range. Equation 12 shows the minimum output capacitance needed for a specified V_{OUT} overshoot and undershoot.

$$C_{OUT} > \frac{1}{2} \times \frac{8 \times (I_{OH} - I_{OL})}{f_{SW} \times \Delta V_{OUT_SHOOT}}$$
(12)

where

- K_{IND} = Ripple ratio of the inductor current (∆ i_L / I_{OUT})
- I_{OL} = Low level output current during load transient
- I_{OH} = High level output current during load transient
- V_{OUT SHOOT} = Target output voltage overshoot or undershoot

For this design example, the target output ripple is 30 mV. Assuming $^{\Delta}V_{OUT_ESR} = ^{\Delta}V_{OUT_C} = 30$ mV, choose $K_{IND} = 0.4$. Equation 10 yields ESR no larger than 75 m $^{\Omega}$ and Equation 11 yields C_{OUT} no smaller than 2.38 μ F. For the target overshoot and undershoot limitation of this design, $^{\Delta}V_{OUT_SHOOT} = 8\% \times V_{OUT} = 400$ mV. The C_{OUT} can be calculated to be no less than 14.3 μ F by Equation 12. In summary, the most stringent criteria for the output capacitor is 14.3 μ F. Considering derating, one 22- μ F, 10-V, X7R ceramic capacitor with 10-m $^{\Omega}$ ESR is used.

9.2.2.5 Input Capacitor Selection

The LMR54410 device requires a high frequency input decoupling capacitor or capacitor. The typical recommended value for the high frequency decoupling capacitor is 2.2 μ F or higher. A high-quality ceramic type X5R or X7R with sufficiency voltage rating is recommended. The voltage rating must be greater than the maximum input voltage. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. For this design, one 2.2- μ F, X7R dielectric capacitor rated for 50 V is used for the input decoupling capacitor. The equivalent series resistance (ESR) is approximately 10 m Ω , and the current rating is 1 A. Include a capacitor with a value of 0.1 μ F for high-frequency filtering and place it as close as possible to the device pins.

9.2.2.6 Bootstrap Capacitor

Every LMR54410 design requires a bootstrap capacitor, C_{BOOT} . The recommended bootstrap capacitor is 0.1 μ F and rated at 16 V or higher. The bootstrap capacitor is located between the SW pin and the CB pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.2.7 Undervoltage Lockout Set-Point

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. Equation 13 can be used to determine the V_{IN} UVLO level.

$$V_{\text{IN_RISING}} = V_{\text{ENH}} \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}} \tag{13}$$

The EN rising threshold (V_{ENH}) for LMR54410 is set to be 1.23 V (typical). Choose a value of 200 k Ω for R_{ENB} to minimize input current from the supply. If the desired V_{IN} UVLO level is at 6.0 V, then the value of R_{ENT} can be calculated using Equation 14:

$$R_{ENT} = \left(\frac{V_{IN_RISING}}{V_{ENH}} - 1\right) \times R_{ENB}$$
(14)

The above equation yields a value of 775.6 k Ω , a standard value of 768 k Ω is selected. The resulting falling UVLO threshold, equal to 5.3 V, can be calculated by Equation 15 where EN hysteresis voltage, V_{EN_HYS} , is 0.13 V (typical).

$$V_{\text{IN_FALLING}} = \left(V_{\text{ENH}} - V_{\text{EN_HYS}}\right) \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(15)

9.2.2.8 Replacing Non Sync Converter

The LMR54410 can also be used to replace asynchronous converters, which need a rectifying diode in the application circuit. The design works fine with or without a rectifying diode connected to the switch node of the LMR54410 as shown in § 9-2.

Copyright © 2022 Texas Instruments Incorporated







图 9-2. Replacing Non Sync Converter




9.2.3 Application Curves

Unless otherwise specified the following conditions apply: V_{IN} = 12 V, V_{OUT} = 5 V, f_{SW} = 1100 kHz, L = 15 μ H, C_{OUT} = 22 μ F, T_A = 25°C.









10 Power Supply Recommendations

The LMR544xx is designed to operate from an input voltage supply range between 4.0 V and 36 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMR544xx supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR544xx additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 10-μF or 22-μF electrolytic capacitor is a typical choice.

11 Layout

11.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- The input bypass capacitor C_{IN} must be placed as close as possible to the VIN and GND pins. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin.
- Minimize trace length to the FB pin net. Both feedback resistors, R_{FBT} and R_{FBB}, must be located close to the FB pin. If V_{OUT} accuracy at the load is important, make sure V_{OUT} sense is made at the load. Route V_{OUT} sense path away from noisy nodes and preferably through a layer on the other side of a shielded layer.
- Use ground plane in one of the middle layers as noise shielding and heat dissipation path if possible.
- Make V_{IN}, V_{OUT}, and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide adequate device heat-sinking. GND, VIN, and SW pins provide the main heat dissipation path, make
 the GND, VIN, and SW plane area as large as possible. Use an array of heat-sinking vias to connect the top
 side ground plane to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these
 thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area
 is used for heat-sinking to keep the junction temperature below 125°C.

11.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more EMI is generated. High frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing a ceramic bypass capacitor or capacitors as close as possible to the VIN and GND pins is the key to EMI reduction.

The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) must be used for high current conduction path to minimize parasitic resistance. The output capacitors must be placed close to the V_{OUT} end of the inductor and closely grounded to GND pin.

11.1.2 Feedback Resistors

To reduce noise sensitivity of the output voltage feedback path, it is important to place the resistor divider close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so it is a high impedance node and very sensitive to noise. Placing the resistor divider closer to the FB pin reduces the trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace from V_{OUT} to the resistor divider can be long if short path is not available.

If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so corrects for voltage drops along the traces and provides the best output accuracy. The voltage sense trace from the load to the feedback resistor divider must be routed away from the SW node path and the inductor to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high value resistors are used to set the output voltage. It is recommended to route the voltage sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that there is a ground plane in between the feedback trace and inductor/SW node polygon. This provides further shielding for the voltage feedback path from EMI noises.



11.2 Layout Example




图 11-1. Layout

12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 4-May-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMR54406DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5406	Samples
LMR54406FDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	546F	Samples
LMR54410DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5410	Samples
LMR54410FDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	541F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width								
В0	Dimension designed to accommodate the component length								
K0	K0 Dimension designed to accommodate the component thickness								
W	Overall width of the carrier tape								
P1	Pitch between successive cavity centers								


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR54406DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54406FDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54410DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54410FDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 5-Oct-2022




*All dimensions are nominal

	7 till dillitoriolorio di o riorriiridi							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	LMR54406DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
ı	LMR54406FDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
ı	LMR54410DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
	LMR54410FDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司