

## 具有 AGC 和 RSSI 的 4.25-Gbps 互阻抗放大器

 查询样品: [ONET4291T](#)

### 特性

- **2.8 GHz** 带宽
- **3.2 kΩ** 差分互阻抗
- 自动增益控制 (**AGC**)
- 典型值为 **8.8-pA/√Hz** 的输入参考噪声
- **2-mA<sub>p-p</sub>** 最大输入电流
- 接收信号强度指示 (**RSSI**)
- 支持片上 **50 Ω** 背向端接的 **CML** 数据输出
- 片上电源滤波器电容器
- **3.3 V** 单电源
- 芯片大小: **0.78 × 1.18 mm**

### 应用

- **OC24** 与 **OC48** 标准下的 **SONET/SDH** 传输系统
- **4.25 Gbps**、**2.125 Gbps** 与 **1.0625 Gbps** 的光纤通道接收器
- 千兆位以太网接收器
- **PIN** 前置放大器接收器

### 说明

ONET4291T 是一款高速互阻抗放大器，适用于数据传输速率高达 4.25 Gbps 的光电接收器。

它支持低输入参考噪声、2.8 GHz 带宽、自动增益控制 (AGC)、3.2 kΩ 互阻抗以及接收信号强度指示 (RSSI)。

ONET4291T 采用裸片封装，针对 TO can 应用进行了优化。

ONET4291T 采用 3.3 V 单电源供电，其低功耗设计通常支持不足 56 mW 的功耗。该器件可在 -40°C 至 85°C 环境下平稳工作。

### 提供的选项

T <sub>A</sub>	DIE
-40°C 至 85°C	ONET4291TY



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


**BLOCK DIAGRAM**

The ONET4291T is a high-performance, 4.25-Gbps transimpedance amplifier consisting of the signal path, supply filter, a control block for dc input current cancellation, automatic gain control (AGC), received signal strength indication (RSSI), and a band-gap voltage reference and bias current generation block.

The signal path comprises a transimpedance amplifier stage, a voltage amplifier, and a CML output buffer.

The on-chip filter circuit provides filtered  $V_{CC}$  for the photodiode and for the transimpedance amplifier. The dc input current cancellation and AGC use internal low-pass filters to cancel the dc current on the input and to adjust the transimpedance amplifier gain. Furthermore, circuitry to monitor the received signal strength is provided.

A simplified block diagram of the ONET4291T is shown in Figure 1.



**Figure 1. Simplified Block Diagram of the ONET4291T**

**SIGNAL PATH**

The first stage of the signal path is a transimpedance amplifier that takes the photodiode current and converts it into a voltage signal.

If the input signal current exceeds a certain value, the transimpedance gain is reduced by means of AGC circuitry.

The second stage is a voltage amplifier that provides additional gain and converts its single-ended input voltage into a differential data signal.

The third signal-path stage is the output buffer, which provides CML outputs with on-chip, 50-Ω back-termination to  $V_{CC}$ .

## FILTER CIRCUITRY

The filter pin provides filtered  $V_{CC}$  for the photodiode bias. The on-chip, low-pass filter for the photodiode  $V_{CC}$  is implemented using a filter resistor of  $220\ \Omega$  and an internal 200-pF capacitor. The corresponding corner frequency is below 4 MHz.

The supply voltage for the whole amplifier is filtered by means of an on-chip, 275-pF capacitor as well, thus avoiding the necessity to use an external supply-filter capacitor.

## DC INPUT CURRENT CANCELLATION, AGC, AND RSSI

The voltage drop across the internal photodiode supply-filter resistor is monitored by means of a dc input current cancellation, AGC, and RSSI control circuit block.

If the dc input current exceeds a certain level, it is partially cancelled by means of a controlled current source. This measure keeps the transimpedance amplifier stage within sufficient operating point limits for optimum performance. Furthermore, disabling the dc input cancellation at low input currents leads to superior noise performance.

The AGC circuitry lowers the effective transimpedance feedback resistor  $R_F$  by means of a MOSFET device acting as a controlled shunt. This prevents the transimpedance amplifier from being overdriven at high input currents, which leads to improved jitter behavior within the complete input-current dynamic range. Because the voltage drop across the supply-filter resistor is sensed and used by the AGC circuit, the photodiode must be connected to a FILTER pad for the AGC to function correctly.

Finally, this circuit block senses the current through the filter resistor and generates a mirrored current, which is proportional to the input signal strength. The mirrored current is available at the RSSI output and must be sunk to ground (GND) using an external resistor. The RSSI gain can be adjusted by choosing the external resistor; however, for proper operation, ensure that the voltage at the RSSI pad never exceeds  $V_{CC} - 0.65\text{ V}$ .


## BAND-GAP VOLTAGE AND BIAS GENERATION

The ONET4291T transimpedance amplifier is supplied by a single, 3.3-V supply voltage connected to the  $V_{CC}$  pad. This voltage is referred to GND.

On-chip band-gap voltage circuitry generates a supply-voltage-independent reference from which all other internally required voltages and bias currents are derived.

### BOND PAD ASSIGNMENT

The ONET4291T is available as a bare die. The locations of the bond pads are shown in the following figure.



M0033-04

### BOND PAD DESCRIPTION

PAD		TYPE	DESCRIPTION
NAME	NO.		
FILTER	5	Analog	Bias voltage for photodiode (cathode). This pads connects through an internal 220-Ω resistor to V <sub>CC</sub> and a 200-pF filter capacitor to ground (GND). The FILTER pad(s) must be connected to the photodiode for the AGC to function.
GND	1, 2, 9, 10	Supply	Circuit ground. All GND pads are connected on die. Bonding all pads is optional; however, for optimum performance a good ground connection is mandatory.
IN	6	Analog input	Data input to TIA (photodiode anode)
OUT+	3	Analog output	Non-inverted data output. On-chip 50-Ω back-terminated to V <sub>CC</sub> .
OUT-	8	Analog output	Inverted data output. On-chip 50-Ω back-terminated to V <sub>CC</sub> .
RSSI	7	Analog output	Analog output current proportional to the input data amplitude. Indicates the strength of the received signal (RSSI). Must be sunk through an external resistor to ground (GND). The RSSI gain can be adjusted by choosing the external resistor; however, for proper operation, ensure that the voltage at the RSSI pad never exceeds V <sub>CC</sub> - 0.65 V. If the RSSI feature is not used, this pad must be bonded to ground (GND) to ensure proper operation.
V <sub>CC</sub>	4	Supply	3.3-V, +10%/-12% supply voltage

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

$V_{CC}$	Supply voltage <sup>(2)</sup>	–0.3 V to 4 V
$V_{FILTER}$ , $V_{OUT+}$ , $V_{OUT-}$ , $V_{RSSI}$	Voltage at FILTER, OUT+, OUT–, RSSI <sup>(2)</sup>	–0.3 V to 4 V
$I_{IN}$	Current into IN	–0.7 mA to 2.5 mA
$I_{FILTER}$	Current into FILTER	– 8 mA to 8 mA
$I_{OUT+}$ , $I_{OUT-}$	Continuous current at outputs	– 8 mA to 8 mA
ESD	ESD rating at all pins except IN <sup>(3)</sup>	1.5 kV (HBM)
	ESD rating at IN <sup>(3)</sup>	300 V (HBM)
$T_{J,max}$	Maximum junction temperature	125°C
$T_{stg}$	Storage temperature range	–65°C to 85°C
$T_A$	Operating free-air temperature range	–40°C to 85°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) For optimum high-frequency performance, the input pin has reduced ESD protection.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	2.9	3.3	3.6	V
$T_A$	Operating free-air temperature	–40		85	°C
$L_{FILTER}$ , $L_{IN}$	Wire-bond inductor at pins FILTER and IN			0.8	nH
$C_{PD}$	Photodiode capacitance		0.2		pF

## DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted). Typical values are at  $V_{CC} = 3.3$  V and  $T_A = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage		2.9	3.3	3.6	V
$I_{VCC}$	Supply current	Average photodiode current $I_{PD} = 0$ mA	11	17	25	mA
$V_{IN}$	Input bias voltage			0.85	1.05	V
$R_{OUT}$	Output resistance	Single-ended to $V_{CC}$	40	50	60	$\Omega$
$R_{FILTER}$	Photodiode filter resistance			220		$\Omega$

## AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted). Typical values are at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$i_{IN-OVL}$	AC input overload current		2			$\text{mA}_{p-p}$
$A_{RSSI}$	RSSI gain	Resistive load to GND <sup>(1)</sup>	0.95	1	1.05	A/A
	RSSI output offset current (no light)			15	30	$\mu\text{A}$
$Z_{21}$	Small-signal transimpedance	Differential output; input current $i_{IN} = 50\ \mu\text{A}_{p-p}$	2300	3200	3900	$\Omega$
$f_{H,3dB}$	Small-signal bandwidth	$i_{IN} = 50\ \mu\text{A}_{p-p}$ <sup>(2)</sup>	2.2	2.8		GHz
$f_{L,3dB}$	Low-frequency, –3-dB bandwidth	–3 dB, input current $i_{IN} < 50\ \mu\text{A}_{p-p}$		40	70	kHz
$f_{H,3dB,RSSI}$	RSSI bandwidth			3.5		MHz
$i_{N-IN}$	Input referred RMS noise	50 kHz–4 GHz <sup>(3)</sup>		465	590	nA
	Input referred noise current density			8.8		$\text{pA}/\sqrt{\text{Hz}}$
DJ	Deterministic jitter	$i_{IN} = 50\ \mu\text{A}_{p-p}$ (K28.5 pattern) <sup>(4)</sup>		10	23	$\text{ps}_{p-p}$
		$i_{IN} = 100\ \mu\text{A}_{p-p}$ (K28.5 pattern) <sup>(4)</sup>		10	30	
		$i_{IN} = 1\ \text{mA}_{p-p}$ (K28.5 pattern)		8	28	
		$i_{IN} = 2\ \text{mA}_{p-p}$ (K28.5 pattern)		13	42	
$V_{OUT,D,MAX}$	Maximum differential output voltage	Input current $i_{IN} = 1\ \text{mA}_{p-p}$	140	200	310	$\text{mV}_{p-p}$

- (1) The RSSI output is a current output, which requires a resistive load to ground (GND). The voltage gain can be adjusted for the intended application by choosing the external resistor. However, for proper operation of the ONET4291T, ensure that the voltage at RSSI never exceeds  $V_{CC} - 0.65\text{ V}$ .
- (2) The minimum small-signal bandwidth is specified over process corners, temperature, and supply voltage variation. The assumed photodiode capacitance is 0.2 pF. The bond-wire inductance is 0.8 nH. The small-signal bandwidth strongly depends on environmental parasitics. Careful attention to layout parasitics and external components is necessary to achieve optimal performance.
- (3) Input referred RMS noise is (RMS output noise)/(gain @ 100 MHz). The maximum input referred noise is specified over process corners, temperature, and supply voltage variation.
- (4) At small input currents a significant portion of the deterministic jitter (DJ) is caused by duty-cycle distortion (DCD) due to residual offset in the output signal. Because the TIA is not limiting, the DCD portion of the DJ is removed by the following limiting amplifier. The given maximum values include DCD as well as six-sigma margin.

### TYPICAL CHARACTERISTICS

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

UNFILTERED INPUT REFERRED NOISE  
vs  
AVERAGE INPUT CURRENT




Figure 2.

G001

UNFILTERED INPUT REFERRED NOISE  
vs  
AMBIENT TEMPERATURE




Figure 3.

G002

SMALL-SIGNAL TRANSIMPEDANCE  
vs  
AMBIENT TEMPERATURE




Figure 4.

G003

TRANSIMPEDANCE  
vs  
AVERAGE INPUT CURRENT




Figure 5.

G004

**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

**SMALL-SIGNAL BANDWIDTH  
vs  
AMBIENT TEMPERATURE**




Figure 6.

G005

**SMALL-SIGNAL TRANSFER CHARACTERISTICS**




Figure 7.

G006

**RSSI OUTPUT CURRENT  
vs  
AVERAGE INPUT CURRENT**




Figure 8.

G007

**DETERMINISTIC JITTER  
vs  
INPUT CURRENT**




Figure 9.


G008



**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

**OUTPUT EYE DIAGRAM AT 4.25 Gbps AND  $10\text{-}\mu\text{A}_{p-p}$  INPUT CURRENT**




Time – 50 ps/Div

G009

Figure 10.

**OUTPUT EYE DIAGRAM AT 4.25 Gbps AND  $20\text{-}\mu\text{A}_{p-p}$  INPUT CURRENT**




Time – 50 ps/Div

G010

Figure 11.

**OUTPUT EYE DIAGRAM AT 4.25 Gbps AND  $100\text{-}\mu\text{A}_{p-p}$  INPUT CURRENT**




Time – 50 ps/Div

G011

Figure 12.

**OUTPUT EYE DIAGRAM AT 4.25 Gbps AND  $1\text{-mA}_{p-p}$  INPUT CURRENT**



Time – 50 ps/Div


G012

Figure 13.

**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

**OUTPUT EYE DIAGRAM AT 4.25 Gbps AND 2-mA<sub>pp</sub> INPUT CURRENT**



Time - 50 ps/Div

Figure 14.

G013

## APPLICATION INFORMATION

Figure 15 shows an application circuit for an ONET4291T being used in a typical fiber-optic receiver. The ONET4291T converts the electrical current generated by the PIN photodiode into a differential output voltage. The FILTER input provides a dc bias voltage for the PIN that is low-pass filtered by the combination of the internal 220-Ω resistor and 200-pF capacitor. Because the voltage drop across the 220-Ω resistor is sensed and used by the AGC circuit, the photodiode must be connected to a FILTER pad for the AGC to function correctly.

The RSSI output is used to mirror the photodiode average current and must be connected via a resistor to GND. The voltage gain can be adjusted for the intended application by choosing the external resistor. However, for proper operation of the ONET4291T, ensure that the voltage at RSSI never exceeds  $V_{CC} - 0.65$  V. If the RSSI output is not used, it must be grounded.

The OUT+ and OUT- pads are internally terminated by 50-Ω pullup resistors to  $V_{CC}$ . The outputs must be ac-coupled (e.g., using  $C_1 = C_2 = 0.1$  μF) to the succeeding device. An additional capacitor,  $C_{NBW}$ , which is differentially connected between the two output pins OUT+ and OUT-, can be used to limit the noise bandwidth and thus optimize the noise performance.




Figure 15. Basic Application Circuit


## ASSEMBLY RECOMMENDATIONS

When packaging the ONET4291T, careful attention to parasitics and external components is necessary to achieve optimal performance. Recommendations that optimize performance include:

1. Minimize total capacitance on the IN pad by using a low-capacitance photodiode and paying attention to stray capacitances. Place the photodiode close to the ONET4291T die to minimize the bond wire length and thus the parasitic inductance.
2. Use identical termination and symmetrical transmission lines at the ac-coupled differential output pins OUT+ and OUT-. A differential capacitor  $C_{NBW}$  can be used to limit the noise bandwidth.
3. Use short bond-wire connections for the supply terminals  $V_{CC}$  and GND. Supply-voltage filtering is provided on-chip. Filtering can be improved by using an additional external capacitor.


**CHIP DIMENSIONS AND PAD LOCATIONS**

Overall chip dimensions and depiction of the bond-pad locations are given in Figure 16. Layout of the chip componentry is shown in Figure 17.



M0033-05

**Figure 16. Chip Dimensions and Pad Locations**



M0033-06

**Figure 17. Chip Layout**

Table 1. Pad Locations and Descriptions for the ONET4291T


PAD	COORDINATES		SYMBOL	TYPE	DESCRIPTION
	x (μm)	y (μm)			
1	100	1063	GND	Supply	Circuit ground
2	100	938	GND	Supply	Circuit ground
3	100	570	OUT+	Analog output	Non-inverted data output
4	90	127	V <sub>CC</sub>	Supply	3.3-V supply voltage
5	265	127	FILTER	Analog	Bias voltage for photodiode
6	515	127	IN	Analog input	Data input to TIA
7	690	127	RSSI	Analog output	RSSI output signal
8	680	570	OUT-	Analog output	Inverted data output
9	680	938	GND	Supply	Circuit ground
10	680	1063	GND	Supply	Circuit ground

### DIE INFORMATION

Die size: 1180 μm × 780 μm  
 Die thickness: 8 mils (203 μm)  
 Pad metallization: 99.5% Al, 0.5% Cu  
 Pad size: octagonal pads 120 μm × 100 μm  
 Passivation composition: 6000-Å silicon nitride  
 Backside contact: none  
 Die ID: 4291TAA


### TO46 LAYOUT EXAMPLES

Examples for layouts (top view) in 5-pin and 4-pin TO46 headers are given in [Figure 18](#) and [Figure 19](#), respectively.



M0034-03

Figure 18. TO46 5-Pin Layout Example Using the ONET4291T



M0034-04

Figure 19. TO46 4-Pin Layout Example Using the ONET4291T

## 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内, 且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权, 例如生命支持应用(在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡), 除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示, 他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识, 并且认可和同意, 尽管任何应用相关信息或支持仍可能由TI 提供, 但他们将独力负责满足在关键安全应用中使用其产品及TI 产品所需的所有法律、法规和安全相关要求。此外, 购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用, 以及环境方面的产品, 除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意, 对TI 未指定军用的产品进行军事方面的应用, 风险由购买者单独承担, 并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品, 除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意, 如果他们在汽车应用中使用任何未被指定的产品, TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">http://www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a>	无线通信	<a href="http://www.ti.com.cn/wireless">www.ti.com.cn/wireless</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">http://www.ti.com.cn/rfidsys</a>		
RF/IF 和 ZigBee® 解决方案	<a href="http://www.ti.com.cn/radiofre">www.ti.com.cn/radiofre</a>		
	TI E2E 工程师社区		<a href="http://e2e.ti.com/cn/">http://e2e.ti.com/cn/</a>

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122  
Copyright © 2011 德州仪器 半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ONET4291TY	ACTIVE	DIESALE	Y	0	340	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司