

SNx5HVD1x 3.3V RS-485 收发器

1 特性

- 使用 3.3V 电源供电
- 总线引脚 ESD 保护超过 16kV HBM
- 可提供 1/8 单位负载选项 (总线上多达 256 个节点)
- 信号传输速率的可选驱动器输出转换次数有 ¹ 1 Mbps、10 Mbps 和 32Mbps 可选
- 符合或超出 ANSI TIA/EIA-485-A 的要求
- - 7V 至 12V 的总线引脚短路保护
- 低电流待机模式：1 μ A，典型值
- 开路、空闲总线和短接总线失效防护接收器
- 热关机保护
- 用于热插拔应用的无干扰上电和断电保护
- SN75176 封装

2 应用

- 数字电机控制
- 公用事业计量表
- 机箱至机箱互联
- 电子安全站
- 工业过程控制
- 楼宇自动化
- 销售 (POS) 终端和网络

3 说明


SN65HVD10、SN75HVD10、SN65HVD11、SN75HVD11、SN65HVD12 和 SN75HVD12 总线收发器都整合了一个三态差分线路驱动器，以及一个使用 3.3V 单电源供电的差分输入线路接收器。这些器件专为平衡传输线路而设计，符合或超过 ANSI 标准 TIA/EIA-485-A 和 ISO 8482:1993。这些差分总线收发器是单片集成电路，旨在用于多点总线传输线路上的双向数据通信。驱动器和接收器具有高电平有效和低电平有效使能端，它们可以在外部连接在一起以用作方向控制。可以通过禁用驱动器和接收器来实现极低的器件待机电源电流。

驱动器差分输出端和接收器差分输入端在内部连接以形成差分输入/输出 (I/O) 总线端口，该端口设计用于在禁用驱动器或 $V_{CC} = 0$ 时为总线提供最小负载。这些器件具有较宽的正负共模电压范围，因此适用于共线应用。

器件信息

零件编号	封装 ⁽¹⁾	封装尺寸 (标称值)
SN65HVD10	SOIC (8)	4.90mm × 3.91mm
SN65HVD11		
SN65HVD12		
SN75HVD10	PDIP (8)	9.81mm × 6.35mm
SN75HVD11		
SN75HVD12		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



Copyright © 2016, Texas Instruments Incorporated

典型应用图

¹ 线路的信号传输速率是指每秒钟的电压转换次数，单位为 bps (每秒比特数)。



Table of Contents

1 特性.....	1	9.2 Functional Block Diagram.....	17
2 应用.....	1	9.3 Feature Description.....	17
3 说明.....	1	9.4 Device Functional Modes.....	17
4 Revision History.....	2	10 Application and Implementation.....	19
5 Device Comparison Table.....	3	10.1 Application Information.....	19
6 Pin Configuration and Functions.....	3	10.2 Typical Application.....	20
7 Specifications.....	4	11 Power Supply Recommendations.....	23
7.1 Absolute Maximum Ratings.....	4	12 Layout.....	23
7.2 ESD Ratings.....	4	12.1 Layout Guidelines.....	23
7.3 Recommended Operating Conditions.....	4	12.2 Layout Example.....	24
7.4 Thermal Information.....	5	12.3 Thermal Considerations.....	24
7.5 Driver Electrical Characteristics.....	5	13 Device and Documentation Support.....	26
7.6 Receiver Electrical Characteristics.....	6	13.1 Device Support.....	26
7.7 Power Dissipation Characteristics.....	6	13.2 Related Links.....	26
7.8 Driver Switching Characteristics.....	7	13.3 接收文档更新通知.....	26
7.9 Receiver Switching Characteristics.....	8	13.4 支持资源.....	26
7.10 Dissipation Ratings.....	8	13.5 Trademarks.....	26
7.11 Typical Characteristics.....	9	13.6 Electrostatic Discharge Caution.....	26
8 Parameter Measurement Information.....	11	13.7 术语表.....	26
9 Detailed Description.....	17	14 Mechanical, Packaging, and Orderable Information.....	26
9.1 Overview.....	17		

4 Revision History

Changes from Revision O (February 2017) to Revision P (February 2022)	Page
• Changed the Thermal Information table.....	5
<hr/>	
Changes from Revision N (July 2015) to Revision O (February 2017)	Page
• Added MIN value of - 55°C to the Storage temperature in <i>Absolute Maximum Ratings</i>	4
<hr/>	
Changes from Revision M (July 2013) to Revision N (July 2015)	Page
• 新增了 引脚配置和功能 部分、ESD 等级表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建 议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分.....	1
<hr/>	
Changes from Revision L (July 2013) to Revision M (July 2013)	Page
• Changed the V_{IT+} TYP value From: - 0.65 V To: - 0.065 V	6
<hr/>	
Changes from Revision K (September 2011) to Revision L (July 2013)	Page
• Added TYP = - 0.65 V to V_{IT+}	6
• Added TYP = - 0.1 V to V_{IT-}	6
<hr/>	
Changes from Revision J (February 2009) to Revision K (September 2011)	Page
• Added new section 'LOW-POWER STANDBY MODE', in the Application Information section.....	18

5 Device Comparison Table

PART NUMBER		SIGNALING RATE	UNIT LOADS	T _A	SOIC MARKING
SOIC ⁽¹⁾	PDIP				
SN65HVD10D	SN65HVD10P	32 Mbps	1/2	- 40°C to 85°C	VP10
SN65HVD11D	SN65HVD11P	10 Mbps	1/8		VP11
SN65HVD12D	SN65HVD12P	1 Mbps	1/8		VP12
SN75HVD10D	SN75HVD10P	32 Mbps	1/2	- 0°C to 70°C	VN10
SN75HVD11D	SN75HVD11P	10 Mbps	1/8		VN11
SN75HVD12D	SN75HVD12P	1 Mbps	1/8		VN12
SN65HVD10QD	SN65HVD10QP	32 Mbps	1/2	- 40°C to 125°C	VP10Q
SN65HVD11QD	SN65HVD11QP	10 Mbps	1/8		VP11Q

(1) The D package is available as a tape and reel. Add an R suffix to the part number (that is, SN75HVD11DR) for this option.

6 Pin Configuration and Functions




图 6-1. D, JD, or HKJ Package
8-Pin SOIC or PDIP
(Top View)

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Active-high driver enable
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Active-low receiver enable
V _{CC}	8	Supply	3-V to 3.6-V supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted ⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	- 0.3	6	V
	Voltage at A or B	- 9	14	V
	Input voltage at D, DE, R, or \overline{RE}	- 0.5	V _{CC} + 0.5	V
	Voltage input, transient pulse, A and B, through 100 Ω , see 图 8-12	- 50	50	V
I _O	Receiver output current	- 11	11	mA
	Continuous total power dissipation	See # 7.10		
T _J	Junction temperature		170	°C
T _{stg}	Storage temperature	- 55	145	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [# 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins 5, 6, and 7	±16000	V
			All pins	±4000	
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	±1000	
		Electrical fast transient/burst ⁽³⁾	Pins 5, 6, and 7	±4000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Tested in accordance with IEC 61000-4-4.

7.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		3.6	V
V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)		- 7 ⁽¹⁾		12	
V _{IH}	High-level input voltage	D, DE, \overline{RE}	2		V _{CC}	
V _{IL}	Low-level input voltage	D, DE, \overline{RE}	0		0.8	
V _{ID}	Differential input voltage	See 图 8-8	- 12		12	
I _{OH}	High-level output current	Driver	- 60			mA
		Receiver	- 8			
I _{OL}	Low-level output current	Driver			60	mA
		Receiver			8	
R _L	Differential load resistance		54	60		Ω
C _L	Differential load capacitance			50		pF
Signaling rate	HVD10				32	Mbps
	HVD11				10	
	HVD12				1	
T _J ⁽²⁾	Junction temperature				145	°C

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) See thermal characteristics table for information regarding this specification.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SNx5HVD1xx		UNIT
		D (SOIC)	P (PDIP)	
		8 Pins	8 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.7	84.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.3	65.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.4	62.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	8.8	31.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	62.6	60.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Driver Electrical Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}$	-1.5			V
$ V_{OD} $	Differential output voltage ⁽²⁾	$I_O = 0$		2	V_{CC}	V
		$R_L = 54 \Omega$, See 图 8-1	1.5			
		$V_{test} = -7 \text{ V to } 12 \text{ V}$, See 图 8-2	1.5			
$\Delta V_{OD} $	Change in magnitude of differential output voltage	See 图 8-1 and 图 8-2	-0.2		0.2	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage	See 图 8-3		400		mV
$V_{OC(SS)}$	Steady-state common-mode output voltage		1.4		2.5	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage		-0.05		0.05	V
I_{OZ}	High-impedance output current	See receiver input currents				
I_I	Input current	D	-100		0	μA
		DE	0		100	
I_{OS}	Short-circuit output current	$-7 \text{ V} \leq V_O \leq 12 \text{ V}$	-250		250	mA
$C_{(OD)}$	Differential output capacitance	$V_{OD} = 0.4 \sin(4E6 \pi t) + 0.5 \text{ V}$, DE at 0 V		16		pF
I_{CC}	Supply current	RE at V_{CC} , D and DE at V_{CC} , No load		9	15.5	mA
		RE at V_{CC} , D at V_{CC} , DE at 0 V, No load		1	5	μA
		RE at 0 V, D and DE at V_{CC} , No load		9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) For $T_A > 85^\circ\text{C}$, V_{CC} is $\pm 5\%$.

7.6 Receiver Electrical Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
V_{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$			-0.065	-0.01	V	
V_{IT-}	Negative-going input threshold voltage	$I_O = 8 \text{ mA}$		-0.2	-0.1			
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)				35		mV	
V_{IK}	Enable-input clamp voltage	$I_I = -18 \text{ mA}$		-1.5			V	
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_{OH} = -8 \text{ mA}$, see 图 8-8		2.4			V	
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}$, $I_{OL} = 8 \text{ mA}$, see 图 8-8				0.4	V	
I_{OZ}	High-impedance-state output current	$V_O = 0$ or V_{CC} , RE at V_{CC}		-1		1	μA	
I_I	Bus input current	V_A or $V_B = 12 \text{ V}$		HVD11, HVD12, Other inputs at 0 V	0.05	0.11	mA	
		V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$			0.06	0.13		
		V_A or $V_B = -7 \text{ V}$			-0.1	-0.05		
		V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$			-0.05	-0.04		
		V_A or $V_B = 12 \text{ V}$		HVD10, Other inputs at 0 V	0.2	0.5	mA	
		V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$			0.25	0.5		
		V_A or $V_B = -7 \text{ V}$			-0.4	-0.2		
		V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$			-0.4	-0.15		
I_{IH}	High-level input current, RE	$V_{IH} = 2 \text{ V}$		-30		0	μA	
I_{IL}	Low-level input current, RE	$V_{IL} = 0.8 \text{ V}$		-30		0	μA	
C_{ID}	Differential input capacitance	$V_{ID} = 0.4 \sin(4E6 \pi t) + 0.5 \text{ V}$, DE at 0 V			15		pF	
I_{CC}	Supply current	RE at 0 V D and DE at 0 V No load		Receiver enabled and driver disabled		4	8	mA
		RE at V_{CC} D at V_{CC} DE at 0 V No load		Receiver disabled and driver disabled (standby)		1	5	
		RE at 0 V D and DE at V_{CC} No load		Receiver enabled and driver enabled		9	15.5	

(1) All typical values are at 25°C and with a 3.3-V supply.

7.7 Power Dissipation Characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
P_D	Device power dissipation	$R_L = 60 \Omega$, $C_L = 50 \text{ pF}$, DE at V_{CC} , RE at 0 V, Input to D is a 50% duty-cycle square wave at indicated signaling rate	HVD10 (32Mbps)		198	250	mW
			HVD11 (10Mbps)		141	176	
			HVD12 (500 kbps)		133	161	
T_A	Ambient air temperature ⁽¹⁾	High-K board, no airflow	D pkg	-40		116	°C
		No airflow ⁽²⁾	P pkg	-40		123	
T_{JSD}	Thermal shutdown junction temperature ⁽¹⁾				165		°C

(1) See [§ 12.3.1](#) section for an explanation of these parameters.

(2) JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

7.8 Driver Switching Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	HVD10	5	8.5	16	ns
		HVD11	18	25	40	
		HVD12	135	200	300	
t _{PHL}	Propagation delay time, high-to-low-level output	HVD10	5	8.5	16	ns
		HVD11	18	25	40	
		HVD12	135	200	300	
t _r	Differential output signal rise time	HVD10	3	4.5	10	ns
		HVD11	10	20	30	
		HVD12	100	170	300	
t _f	Differential output signal fall time	HVD10	3	4.5	10	ns
		HVD11	10	20	30	
		HVD12	100	170	300	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD10			1.5	ns
		HVD11			2.5	
		HVD12			7	
t _{sk(pp)} ⁽²⁾	Part-to-part skew	HVD10			6	ns
		HVD11			11	
		HVD12			100	
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	HVD10			31	ns
		HVD11			55	
		HVD12			300	
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	HVD10			25	ns
		HVD11			55	
		HVD12			300	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	HVD10			26	ns
		HVD11			55	
		HVD12			300	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	HVD10			26	ns
		HVD11			75	
		HVD12			400	
t _{PZH}	Propagation delay time, standby-to-high-level output	R _L = 110 Ω, \overline{RE} at 3 V See 图 8-5			6	μs
t _{PZL}	Propagation delay time, standby-to-low-level output	R _L = 110 Ω, \overline{RE} at 3 V See 图 8-6			6	μs

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.9 Receiver Switching Characteristics

Over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{PLH}	Propagation delay time, low-to-high-level output	HVD10	12.5	20	25	ns	
t _{PHL}	Propagation delay time, high-to-low-level output	HVD10	12.5	20	25		
t _{PLH}	Propagation delay time, low-to-high-level output	HVD11 HVD12	V _{ID} = - 1.5 V to 1.5 V C _L = 15 pF See 图 8-9	30	55	70	ns
t _{PHL}	Propagation delay time, high-to-low-level output	HVD11 HVD12		30	55	70	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD10				1.5	ns
		HVD11				4	
		HVD12			4		
t _{sk(pp)} ⁽²⁾	Part-to-part skew	HVD10			8	ns	
		HVD11			15		
		HVD12			15		
t _r	Output signal rise time	C _L = 15 pF See 图 8-9	1	2	5	ns	
t _f	Output signal fall time		1	2	5		
t _{PZH} ⁽¹⁾	Output enable time to high level	C _L = 15 pF, DE at 3 V See 图 8-10			15	ns	
t _{PZL} ⁽¹⁾	Output enable time to low level				15		
t _{PHZ}	Output disable time from high level				20		
t _{PLZ}	Output disable time from low level				15		
t _{PZH} ⁽²⁾	Propagation delay time, standby-to-high-level output	C _L = 15 pF, DE at 0 See 图 8-11			6	μs	
t _{PZL} ⁽²⁾	Propagation delay time, standby-to-low-level output				6		

(1) All typical values are at 25°C and with a 3.3-V supply

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.10 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D ⁽²⁾	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D ⁽³⁾	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
P	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.

7.11 Typical Characteristics




图 7-1. HVD10 RMS Supply Current vs Signaling Rate




图 7-2. HVD11 RMS Supply Current vs Signaling Rate




图 7-3. HVD12 RMS Supply Current vs Signaling Rate




图 7-4. HVD10 Bus Input Current vs Bus Input Voltage




图 7-5. HVD11 or HVD12 Bus Input Current vs Bus Input Voltage




图 7-6. High-Level Output Current vs Driver High-Level Output Voltage

7.11 Typical Characteristics (continued)




图 7-7. Low-Level Output Current vs Driver Low-Level Output Voltage




图 7-8. Driver Differential Output vs Free-Air Temperature




图 7-9. Driver Output Current vs Supply Voltage






图 7-10. Enable Time vs Common-Mode Voltage

8 Parameter Measurement Information





Copyright © 2017, Texas Instruments Incorporated

图 8-1. Driver V_{OD} Test Circuit and Voltage and Current Definitions



Copyright © 2017, Texas Instruments Incorporated



图 8-2. Driver V_{OD} With Common-Mode Loading Test Circuit



Copyright © 2017, Texas Instruments Incorporated

Input: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50 \Omega$



图 8-3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50 \Omega$



图 8-4. Driver Switching Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50 \Omega$



图 8-5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 60$ ns, $t_f < 6$ ns $Z_0 = 50 \Omega$


图 8-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated


The time $t_{pZL(x)}$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.

图 8-7. Driver Enable Time from DE to V_{OD}




Copyright © 2017, Texas Instruments Incorporated

图 8-8. Receiver Voltage and Current Definitions




Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$




Copyright © 2017, Texas Instruments Incorporated

图 8-9. Receiver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$



Copyright © 2017, Texas Instruments Incorporated

图 8-10. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled






图 8-11. Receiver Enable Time From Standby (Driver Disabled)



Copyright © 2017, Texas Instruments Incorporated

NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

图 8-12. Test Circuit, Transient Over Voltage Test



	R1/R2	R3
SN65HVD10	9 kW	45 kW
SN65HVD11	36 kW	180 kW
SN65HVD12	36 kW	180 kW

Copyright © 2017, Texas Instruments Incorporated

图 8-13. Equivalent Input and Output Schematic Diagrams


9 Detailed Description

9.1 Overview

The SN65HVD10, SN65HVD11, and SN65HVD12 are 3.3 V, half-duplex, and RS-485 transceivers that are available in 3 speed grades suitable for data transmission up to 32 Mbps, 10 Mbps, and 1 Mbps.

These devices have both active-high driver enables and active-low receiver enables. A standby current of less than 5 μ A can be achieved by disabling both driver and receiver.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against ± 16 -kV Human Body Model (HBM) electrostatic discharges and ± 4 -kV electrical fast transients (EFT) according to IEC61000-4-4.

The SN65HVD1x half-duplex family provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit fail-safe conditions, as well as a typical receiver hysteresis of 35 mV.

9.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground; therefore, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} ; therefore, when left open while the driver is enabled, output A turns high and B turns low.

表 9-1. Driver Functions⁽¹⁾

INPUT D	ENABLE DE	OUTPUTS		FUNCTION
		A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus High by default

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R,

turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} , the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go fail-safe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or when the bus is not actively driven (idle bus).

表 9-2. Receiver Functions⁽¹⁾

DIFFERENTIAL INPUT $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R	FUNCTION
$V_{ID} > V_{IT+}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

9.4.1 Low-Power Standby Mode

When both the driver and receiver are disabled (\overline{DE} low and \overline{RE} high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 μ A. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.


10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

The SN65HVD10, 'HVD11, and 'HVD12 are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow the configuration of different operating modes.




Copyright © 2016, Texas Instruments Incorporated

图 10-1. Half-Duplex Transceiver Configurations

- Using independent enable lines provides the most flexible control, as it allows the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows selective listening into the bus traffic, whether the driver is transmitting data or not.
- Combining the enable signals simplify the interface to the controller, by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
- Only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

10.2 Typical Application

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows higher data rates over a longer cable length.



Copyright © 2016, Texas Instruments Incorporated

图 10-2. Typical RS-485 Network With Half-Duplex Transceivers

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking, that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing small signal jitter of up to 5 or 10%.




图 10-3. Cable Length vs Data Rate Characteristic

10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line, which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length or round-trip delay of a stub should be less than one-tenth of the rise time of the driver, therefore giving a maximum physical stub length as shown in [方程式 1](#).

$$L_{(\text{STUB})} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where

- t_r is the 10/90 rise time of the driver
- v is the signal velocity of the cable or trace as a factor of c
- c is the speed of light (3×10^8 m/s)

Per [方程式 1](#), [表 10-1](#) lists the maximum cable-stub lengths for the minimum-driver output rise-times of the SN65HVD1x full-duplex family of transceivers for a signal velocity of 78%.

表 10-1. Maximum Stub Length

DEVICE	MINIMUM DRIVER OUTPUT RISE TIME (ns)	MAXIMUM STUB LENGTH	
		(m)	(ft)
SN65HVD10	3	0.07	0.23
SN65HVD11	10	0.23	0.75
SN65HVD12	100	2.34	7.67

10.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 kΩ. SN65HVD11 and HVD12 are both 1/8 UL transceivers, which means that up to 256 receivers can be connected to the bus. The SN65HVD10 is a 1/4 UL transceiver, and up to 64 receivers can be connected to the bus.

10.2.1.4 Receiver Fail-safe

The differential receivers of the SN65HVD1x family are fail-safe to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving.


In any of these cases, the differential receiver will output a fail-safe logic High state so that the output of the receiver is not indeterminate.

Receiver fail-safe is accomplished by offsetting the receiver thresholds, such that the input indeterminate range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than +200 mV, and must output a Low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the fail-safe performance are $V_{IT(+)}$ and $V_{IT(-)}$. As shown in [节 7.6](#), differential signals more negative than -200 mV will always cause a Low receiver output, and differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it is still above the maximum $V_{IT(+)}$ threshold of -10 mV, and the receiver output will be High.

10.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. 图 10-4 shows a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients.



Copyright © 2017, Texas Instruments Incorporated

图 10-4. Transient Protection Against ESD, EFT, and Surge Transients

表 10-2. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V, full-duplex RS-485 transceiver	SN65HVD1xD	TI
R1, R2	10-Ω, pulse-proof, thick-film resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

10.2.3 Application Curve

图 10-5 demonstrates operation of the SN65HVD12 at a signaling rate of 250 kbps. Two SN65HVD12 transceivers are used to transmit data through a 2,000 foot (600 m) segment of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a 100-Ω resistor, matching the cable characteristic impedance.




图 10-5. SN65HVD12 Input and Output Through 2000 Feet of Cable

11 Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply must be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 linear voltage regulator is suitable for the 3.3-V supply.

12 Layout

12.1 Layout Guidelines

On-chip IEC-ESD protection is sufficient for laboratory and portable equipment, but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices.

It is because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, that high-frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART, and controller ICs on the board.
5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
6. Use 1-k Ω to 10-k Ω pull-up or pull-down resistors to enable lines to limit noise currents in these lines during transient events.
7. Insert pulse-proof series resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

12.2 Layout Example




图 12-1. SN65HVD1x Layout Example

12.3 Thermal Considerations

12.3.1 Thermal Characteristics of IC Packages

$R_{\theta JA}$ (**Junction-to-Ambient Thermal Resistance**) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

$R_{\theta JA}$ is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

$R_{\theta JA}$ can be used to compare the thermal performance of packages when specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. $R_{\theta JA}$ is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in $R_{\theta JA}$ can be measured between these two test cards.

$R_{\theta JC}$ (**Junction-to-Case Thermal Resistance**) is defined as the difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from the die, through the mold compound into the copper block.

$R_{\theta JC}$ is a useful thermal characteristic when a heat sink is applied to package. It is not a useful characteristic to predict junction temperature, because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with $R_{\theta JB}$ in 1-dimensional thermal simulation of a package system.

$R_{\theta JB}$ (**Junction-to-Board Thermal Resistance**) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. $R_{\theta JB}$ is only defined for the high-k test card.

$R_{\theta JB}$ provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see 图 12-2.




图 12-2. PCB Thermal Resistances

13 Device and Documentation Support

13.1 Device Support

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表 13-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD10	Click here	Click here	Click here	Click here	Click here
SN65HVD11	Click here	Click here	Click here	Click here	Click here
SN65HVD12	Click here	Click here	Click here	Click here	Click here
SN75HVD10	Click here	Click here	Click here	Click here	Click here
SN75HVD11	Click here	Click here	Click here	Click here	Click here
SN75HVD12	Click here	Click here	Click here	Click here	Click here

13.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

13.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	
SN65HVD10DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD10	Samples
SN65HVD10QD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	
SN65HVD10QDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD11D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	
SN65HVD11DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	Samples
SN65HVD11QD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	
SN65HVD11QDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD12D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	
SN65HVD12DG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	Samples
SN75HVD10D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	
SN75HVD10DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	
SN75HVD10P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD10	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD11D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD11DRG4	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	
SN75HVD12D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	
SN75HVD12DR	NRND	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	
SN75HVD12P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples
SN75HVD12PE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD10, SN65HVD11, SN65HVD12 :

- Enhanced Product : [SN65HVD10-EP](#), [SN65HVD12-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD10DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD10DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD10QDR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD10QDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD11DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD11DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD11QDR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD12DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD12DR	SOIC	D	8	2500	356.0	356.0	35.0
SN75HVD10DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD11DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD12DR	SOIC	D	8	2500	340.5	336.1	25.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD10D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD10QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD10QDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD11QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD11QDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD12P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD10D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD10P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD11D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD11DG4	D	SOIC	8	75	507	8	3940	4.32
SN75HVD12D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD12P	P	PDIP	8	50	506	13.97	11230	4.32
SN75HVD12PE4	P	PDIP	8	50	506	13.97	11230	4.32

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司