
www.ti.com

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005

FEATURES

- Auto-Power-Up Feature Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at A9–A13 Pins
- 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection
 - ±4 kV Human-Body Model
 - ±8 kV IEC 61000-4-2, Contact Discharge (Connector Pins)
 - ±15 kV IEC 61000-4-2, Air-Gap Discharge (Connector Pins)
 - ±15 kV Human-Body Model (Connector Pins)



DESCRIPTION/ORDERING INFORMATION

The SN74LVCE161284 is designed for 3-V to 3.6-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCE161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74LVCE161284DL	LVCE161284
0°C to 70°C	330F - DL	Tape and reel	SN74LVCE161284DLR	LVCE 101204
	TSSOP - DGG	Tape and reel	SN74LVCE161284DGGR	LVCE161284

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 3-V to 3.6-V operation. V_{CC} CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_{CC} CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer-system errors caused by deasserting the BUSY signal in the cable at power on.

FUNCTION TABLE

INP	UTS	OUTPUT	MODE
DIR	HD	OUIPUI	MODE
		Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT
L	L	Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17
Н	-	Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT
	L	Totem pole	C14-C17 to A14-A17
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT




SCES541-JANUARY 2004-REVISED MARCH 2005


LOGIC DIAGRAM V_{CC} CABLE 42 See Note A 48 DIR See Note A HD See Note B A1-A8 B1-B8 A9-A13 Y9-Y13 See **Note C PERI LOGIC IN** PERI LOGIC OUT A14-A17 C14-C17 HOST LOGIC OUT **HOST LOGIC IN**

- NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.
 - B. The PMOS transistor prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
 - C. Active input detection circuit forces Y9-Y13 to the high state after power-on, until one of the A9-A13 goes high (see Figure 1).





Active Input Detection Circuit



NOTE A: One of A9–A13 is switched as shown above, and the other four inputs are forced to low state.

Figure 1. Error-Free Circuit Timing



SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} CABLE	Supply voltage range		-0.5	7	V
V _{CC}	Supply voltage range	voltage range		4.6	V
V _I ,	Land and advantage to a second	Cable side ⁽²⁾⁽³⁾	-2	7	V
V _I , V _O	Input and output voltage range	Peripheral side ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
	Continuous sutraut surrent	Except PERI LOGIC OUT		±50	mA
IO	Continuous output current	PERI LOGIC OUT		±100	mA
	Continuous current through each V _{CC} or GND			±200	mA
I _{SK}	Output high sink current	V _O = 5.5 V and V _{CC} CABLE = 3 V		65	mA
0	Deal and the secol in a deal (4)	DGG package		70	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output voltage ratings may be exceeded if the input and output current ratings are observed. The ac input-voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.
- The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
V _{CC} CABLE	Supply voltage for the cable side, V _{CC} CA	BLE ≥ V _{CC}	3	5.5	V	
V _{CC}	Supply voltage	3	3.6	V		
		A, B, DIR, and HD	2			
,	High level input values	C14-C17	2.3		V	
V _{IH}	High-level input voltage	HOST LOGIC IN	2.6		V	
		PERI LOGIC IN	2			
		A, B, DIR, and HD		0.8		
V_{IL}	Laur laurel innut voltane	C14-C17		0.8		
	Low-level input voltage	HOST LOGIC IN		1.6	V	
		PERI LOGIC IN		0.8		
	land trailers	Peripheral side	0	V _{CC}	C V	
V _I	Input voltage	Cable side	0	5.5	V	
/ ₀	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
ОН	High-level output current	A outputs and HOST LOGIC OUT		-4	mA	
		PERI LOGIC OUT		-0.5	0.5	
		B and Y outputs		14		
OL	Low-level output current	A outputs and HOST LOGIC OUT		4 m/	mA	
<i></i>		PERI LOGIC OUT		84		
Γ _A	Operating free-air temperature		0	70	°C	

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	V _{CC} CABLE	MIN TYP(1)	MAX	UNIT	
ΔV_{t}	All inputs except the C inputs and HOST LOGIC IN				0.4			
Hysteresis $(V_{T+} - V_{T-})$	HOST LOGIC IN		3.3 V	5 V	0.2		V	
(V + V -)	C inputs				0.8			
	LID high Donal Wastersta	1 44 4	3 V	3 V	2.23			
	HD high, B and Y outputs	$I_{OH} = -14 \text{ mA}$	3.3 V	4.7 V	2.4			
	HD high, A outputs, and	$I_{OH} = -4 \text{ mA}$	6.17	0.14	2.4			
V_{OH}	HOST LOGIC OUT	$I_{OH} = -50 \ \mu A$	3 V	3 V	2.8		V	
	DEDITIONS OF T		3.15 V	3.15 V	3.1			
	PERI LOGIC OUT	$I_{OH} = -0.5 \text{ mA}$	3.3 V	4.7 V	4.5			
	B and Y outputs	I _{OL} = 14 mA				0.77		
	A outputs and	I _{OL} = 50 μA				0.2	V	
V_{OL}	HOST LOGIC OUT	I _{OL} = 4 mA	3 V	3 V		0 4		
	PERI LOGIC OUT	I _{OL} = 84 mA		-		0.9		
		$V_I = V_{CC}$				50	μΑ	
l _l	C inputs	V _I = GND (pullup resistors)	3.6 V	3.6 V		-3.5	mA	
	All inputs except B or C inputs	$V_I = V_{CC}$ or GND		5.5 V		±1	μΑ	
	A1–A8	$V_O = V_{CC}$ or GND		5.5.4		±20		
		V _O = V _{CC} CABLE		5.5 V		50	μΑ	
OZ	B outputs	V _O = GND (pullup resistors)	3.6 V	0.01/		-3.5	A	
	Open-drain Y outputs	V _O = GND (pullup resistors)		3.6 V		-3.5	mA	
	B and Y outputs	$V_0 = 5.5 \text{ V}$	0 to 1.5 V ⁽²⁾	0 to 1.5 V ⁽²⁾		350	μΑ	
l _{OZPU}	B and Y outputs	V _O = GND	0 10 1.5 0 4-7	0 10 1.5 0 (=)		- 5	mA	
	D and V cutnuts	V _O = 5.5 V	0 to 1.5 V ⁽²⁾	0 to 1.5 V ⁽²⁾		350	μΑ	
l _{OZPD}	B and Y outputs	$V_O = GND$	0 10 1.5 V	0 10 1.5 0		-5	mA	
1	Power-down input leakage, except A1–A8 or B1–B8 inputs	V_I or $V_O = 0$ to 3.6 V	0	0		100	μΑ	
l _{off}	Power-down output leakage, B1–B8 and Y9–Y13 outputs	V_1 or $V_0 = 0$ to 5.5 V	, o	O .		100	μΛ	
		$V_I = GND$		3.6 V		45		
I _{CC}		(12 × pullup)	3.6 V	5.5 V		70	mA	
		$V_I = V_{CC},$ $I_O = 0$		3.6 V		8.0		
Z _O	B1-B8, Y9-Y13	$I_{OH} = -35 \text{ mA}$	3.3 V	3.3 V	36		Ω	
R pullup	B1-B8, Y9-Y13, C14-C17	V _O = 0 V (in high-impedance state)	3.3 V	3.3 V	1.15	1.65	kΩ	
C _i	A9-A13, DIR, HD, PERI LOGIC IN	$V_I = V_{CC}$ or GND	3.3 V	5 V	6.5	pF		
•	HOST LOGIC IN				4	4		
<u> </u>	A1-A8	\/ \/ or CND	221/	E.V.	8		pF	
C_{io}	B1-B8	$V_O = V_{CC}$ or GND	3.3 V	5 V	13			

⁽¹⁾ Typical values are measured at $T_A = 25^{\circ}C$. (2) Connect the V_{CC} pin to the V_{CC} CABLE pin.



SCES541-JANUARY 2004-REVISED MARCH 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2 and Figure 3)

PAR	AMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Totom nole	A1–A8	B1–B8	2		30	20
t _{PHL}	Totem pole A1–A8		B1-B8	2		30	ns
t _{PLH}	Totem pole	A9–A13	Y9–Y13	2		30	ns
t _{PHL}	rotem pole	A9-A13	19-113	2		30	115
t _{PLH}	Totom polo	B1–B8	A1–A8	2		12	no
t _{PHL}	Totem pole	D1-D0	A1–A6	2		12	ns
t _{PLH}	Totem pole	C14-C17	A14-A17	2		14	ns
t _{PHL}	rotem pole	C14-C17	A14-A17	2		14	115
t_{PLH}	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2		16	ns
t _{PHL}	rotem pole	PERI LOGIC IN	PERI LOGIC OUT	2		16	115
t_{PLH}	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1		18	ns
t_{PHL}	rotem pole	11031 LOGIC IN	11031 EOGIC OUT	1		18	115
t _{slew}	Totem pole	B1-B8 and \	/9–Y13 outputs	0.05		0.4	V/ns
t_{PZH}		HD	B1-B8, Y9-Y13, and	2		30	ns
t _{PHZ}		П	PERI LOGIC OUT	2		25	115
t _{en} –t _{dis}		DIR	A1–A8	2		25	ns
t _{PHZ}		DIR	B1–B8	2		25	ns
t _{PLZ}		DIK	DI-DO	2		25	112
t _r , t _f	Open drain	A1-A13	B1-B8 or Y9-Y13	1		120	ns
sk(o) (2)		A1-A8 or B1-B8	B1-B8 or A1-A8		3	10	ns

Table 1. ESD Protection

PIN	TEST CONDITIONS	TYP	UNIT	
	НВМ	±15		
B1–B8, Y9–Y13, PERI LOGIC OUT, C14–C17, HOST LOGIC IN	Contact discharge, IEC 61000-4-2	±8	kV	
011 011,11001 20010 III	Air-gap discharge, IEC 61000-4-2	±15		
DIR, HD, A1–A8, A9–A13, PERI LOGIC IN, A14–A17, HOST LOGIC OUT	нвм	±4	kV	

Operating Characteristics


 V_{CC} and V_{CC} CABLE = 3.3 V, C_L = 0, f = 10 MHz, T_A = 25°C

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP	UNIT
		A	В	15	
		A	Υ	6	
_	Davis discination considers	PERI LOGIC IN	PERI LOGIC OUT	10	F
C_{pd}	Power dissipation capacitance	В	Α	33	pF
		С	Α	29	
		HOST LOGIC IN	HOST LOGIC OUT	29	


Typical values are measured at V_{CC} = 3.3 V, V_{CC} CABLE = 5 V, and T_A = 25°C. Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.



PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT



A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN) OR PERI LOGIC IN TO PERI LOGIC OUT

NOTES: A. C₁ includes probe and jig capacitance.

B. When V_{CC} CABLE is 3.3 V \pm 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V_{CC} CABLE is 5 V \pm 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} CABLE and 50% V_{CC} CABLE for the falling edge.


$$\mathrm{t_{slew}\,fall}\,=\,\mathrm{V_{CC}}\!\!\left(\frac{95\%-50\%}{\mathrm{t_{f1}}}\right) \qquad \mathrm{t_{slew}\,rise}\,=\,\left(\frac{1.9\;\mathrm{V}-0.4\;\mathrm{V}}{\mathrm{t_{r1}}}\right)$$

- C. Input rise (t_r) and fall (t_r) times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.


Figure 2. Load Circuits and Voltage Waveforms

SCES541-JANUARY 2004-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION



HOST LOGIC IN TO HOST LOGIC OUT OR B-TO-A LOAD (TOTEM POLE)



VOLTAGE WAVEFORMS MEASURED AT TP1 PROPAGATION DELAY TIMES (A to B)

A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Input rise and fall times are 3 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - D. Input rise and fall times are 3 ns. Pulse duration is 150 ns < $t_{\rm w}$ < 10 $\mu s.$
 - E. The outputs are measured one at a time, with one transition per measurement.
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - G. t_{PZL} and t_{PZH} are the same as t_{en}.
 - H. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuits and Voltage Waveforms

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCE161284DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LVCE161284	Samples
SN74LVCE161284DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LVCE161284	Samples
SN74LVCE161284DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LVCE161284	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCE161284DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCE161284DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCE161284DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCE161284DLR	SSOP	DL	48	1000	367.0	367.0	55.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCE161284DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated