











TAS6424L-Q1

ZHCSG71 - MARCH 2017

# TAS6424L-Q1 27W、2MHz 数字输入 4 通道汽车用 D 类音频放大器(具有负载突降保护和 I<sup>2</sup>C 诊断功能)

## 1 特性

- 符合汽车应用标准
- 音频输入
  - 4 通道 I<sup>2</sup>S 或 4/8 通道 TDM 输入
  - 输入采样率: 44.1kHz、48kHz、96kHz
  - 输入格式: 16 位至 32 位 I<sup>2</sup>S 和 TDM
- 音频输出
  - 4 通道桥接负载 (BTL),可选并行桥接负载 (PBTL)
  - 高达 2.1MHz 的输出开关频率
  - 在 4Ω 负载、14.4V 电源电压和 10% THD 的条件下,输出功率为 27W
  - 在 2Ω 负载、14.4V 电源电压和 10% THD 的条件下,输出功率为 27W
  - 在 2Ω 负载、18V PBTL 和 10% THD 的条件 下,输出功率为 80W
- 在 4Ω 负载和 14.4V 电源电压条件下的音频性能
  - 输出功率为 1W 时的总谐波失真 + 噪声 (THD+N) < 0.03%
  - 42µV<sub>RMS</sub> 输出噪声
  - -90dB 串扰
- 负载诊断功能
  - 输出负载开路和短路
  - 输出至电池短路或接地短路
  - 线路输出检测高达 6kΩ
  - 无输入时钟时也可运行
  - 用于高频扬声器检测的交流诊断功能

### 保护

- 输出限流
- 输出短路保护
- 40V 负载突降
- 可承受接地开路和电源开路
- 直流偏移
- 过热
- 欠压和过压
- 常规运行
  - 评估模块 (EVM) 通过 CISPR25-L5 电磁兼容性 (EMC) 规范
  - 4.5V 至 18V 电源电压
  - I<sup>2</sup>C 控制具有 4 个地址选项
  - 削波检测和热警告

### 2 应用

- 汽车音响主机
- 汽车外部放大器模块

## 3 说明

TAS6424L-Q1 器件是一款 4 通道数字输入 D 类音频 放大器,专为汽车音响主机和外部放大器模块而设计。在 14.4V 电源电压条件下,当负载为 4Ω、THD+N 为 10% 时,该器件可提供 4 通道的 27W 输出功率;当负载为 2Ω、THD+N 为 10% 时,该器件可提供 27W 的输出功率。。与传统的线性放大器解决方案相比,D 类拓扑技术显著提高了器件效率。输出开关频率既可以设置为高于调幅 (AM) 频带,以消除 AM 频带干扰并降低输出滤波需求及成本;也可以设置为低于 AM 频带,以优化器件效率。

4.5V 至 18V 的宽电源电压范围有助于将启停 应用中的音频失真降至最低程度。

该器件融合了要求苛刻的 OEM 应用领域所需的 所有功能。该器件具有内置负载诊断功能,用于检测和诊断误接的输出,以及检测交流耦合的高频扬声器,以帮助缩短制造过程中的测试时间。

该器件采用 56 引脚 HTSSOP PowerPAD ™封装,外露散热焊盘朝上。


有关引脚兼容的 2 通道器件信息,请参阅 TAS6422-Q1 器件。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TAS6424L-Q1	HSSOP (56)	18.41mm × 7.49mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

#### PCB 区域









# 目录

1	特性 1		9.4 Device Functional Modes	25
2	应用1		9.5 Programming	25
3	说明 1		9.6 Register Maps	29
4	修订历史记录	10	Application and Implementation	45
5	Device Comparison Table3		10.1 Application Information	45
6	Pin Configuration and Functions 4		10.2 Typical Applications	46
7	Specifications	11	Power Supply Recommendations	<mark>52</mark>
1	7.1 Absolute Maximum Ratings	12	Layout	52
	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	52
	7.3 Recommended Operating Conditions		12.2 Layout Example	54
	7.4 Thermal Information		12.3 Thermal Considerations	54
	7.5 Electrical Characteristics	13	器件和文档支持	55
	7.6 Timing Requirements		13.1 文档支持	55
	7.7 Typical Characteristics		13.2 接收文档更新通知	55
8	Parameter measurement Information		13.3 社区资源	55
9	Detailed description		13.4 商标	55
9	9.1 Overview		13.5 静电放电警告	55
	9.2 Functional Block Diagram		13.6 Glossary	<u>55</u>
	9.3 Feature Description	14	机械、封装和可订购信息	56

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	注释
2017 年 3 月	*	初始发行版。




5 Device Comparison Table

PART NUMBER	INPUT TYPE	CHANNEL COUNT	POWER-SUPPLY VOLTAGE RANGE	OUTPUT CURRENT LIMIT	MAXIMUM PWM FREQUENCY
TAS6424L-Q1	Digital	4	4.5 V to 18 V	4.8 A	2.1 MHz
TAS6424-Q1	Digital	4	4.5 V to 26.4 V	6.5 A	2.1 MHz
TAS6422-Q1	Digital	2	4.5 V to 26.4 V	6.5 A	2.1 MHz
TAS5414C-Q1	Analog, Single-Ended	4	5.6 V to 24 V	12.7 A	500 kHz
TAS5424C-Q1	Analog, Differential	4	5.6 v to 24 V	12.7 A	500 kHz



# 6 Pin Configuration and Functions

DKQ Package 56-Pin HSSOP With Exposed Thermal Pad Top View





**Pin Functions** 

PIN		->(1)	PERCENTION		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
AREF	4	PWR	VREG and VCOM bypass capacitor return		
AVDD	8	PWR	Voltage regulator bypass		
AVSS	7	PWR	AVDD bypass capacitor return		
BST_1M	31	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_1P	35	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_2M	37	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_2P	41	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_3M	44	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_3P	48	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_4M	50	PWR	Bootstrap capacitor connection pins for high-side gate driver		
BST_4P	54	PWR	Bootstrap capacitor connection pins for high-side gate driver		
FAULT	26	DO	Reports a fault (active low, open drain), 100-k $\Omega$ internal pullup resistor		
FSYNC	14	DI	Audio frame clock input		
	1				
	11				
	17				
	18				
	28				
GND	33	GND	Ground		
	36				
	39				
	46				
	49				
	52				
GVDD	9	PWR	Gate drive voltage regulator for channel 3 and 4, derived from VBAT input pin.		
	10		Gate drive voltage regulator for channel 1 and 2, derived from VBAT input pin.		
I2C_ADDR0	22	DI	I <sup>2</sup> C address pins		
I2C_ADDR1	23		· ·		
MCLK	12	DI	Audio master clock input		
MUTE	25	DI	Mutes the device outputs (active low), 100-kΩ internal pulldown resistor		
OUT_1M	32	NO	Negative output for the channel		
OUT_1P	34	PO	Positive output for the channel		
OUT_2M	38	NO	Negative output for the channel		
OUT_2P	40	PO	Positive output for the channel		
OUT_3M	45	NO	Negative output for the channel		
OUT_3P	47	PO	Positive output for the channel		
OUT_4M	51	NO	Negative output for the channel		
OUT_4P	53	PO	Positive output for the channel		
	2				
	29				
D) /DC	30	D14/5	DVDD velte as issued (see her see e.g. )		
PVDD	42	PWR	PVDD voltage input (can be connected to battery)		
	43				
	55				
	56				

<sup>(1)</sup> GND = ground, PWR = power, PO = positive output, NO = negative output, DI = digital input, DO = digital output, DI/O = digital input and output, NC = no connection

## Pin Functions (continued)

Р	PIN TYPE <sup>(1)</sup>		DECODIDETION
NAME	NO.	ITPE	DESCRIPTION
SCL	20	DI	I <sup>2</sup> C clock input
SCLK	13	DI	Audio bit and serial clock input
SDA	21	DI/O	I <sup>2</sup> C data input and output
SDIN1	15	DI	TDM data input and audio I <sup>2</sup> S data input for channels 1 and 2
SDIN2	16	DI	Audio I <sup>2</sup> S data input for channels 3 and 4
STANDBY	24	DI	Enables low power standby state (active Low), 100-kΩ internal pulldown resistor
VBAT	3	PWR	Battery voltage input
VCOM	6	PWR	Bias voltage
VDD	19	PWR	3.3-V external supply voltage
VREG	5	PWR	Voltage regulator bypass
WARN	27	DO	Clip and overtemperature warning (active low, open drain), 100-k $\Omega$ internal pullup resistor
Thermal Pad	_	GND	Provides both electrical and thermal connection for the device. Heatsink must be connected to GND.

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
PVDD, VBAT	DC supply voltage relative to GND		-0.3	30	V
V <sub>MAX</sub>	Transient supply voltage: PVDD, VBAT	t ≤ 400 ms exposure	-1	40	V
$V_{RAMP}$	Supply-voltage ramp rate: PVDD, VBAT			75	V/ms
VDD	DC supply voltage relative to GND		-0.3	3.5	V
I <sub>MAX</sub>	Maximum current per pin (PVDD, VBAT, OUT_xP, OUT_xM, GND)			±8	Α
I <sub>MAX_PULSED</sub>	Pulsed supply current per PVDD pin (one shot)	t < 100 ms		±12	Α
V <sub>LOGIC</sub>	Input voltage for logic pins (SCL, SDA, SDIN1, SDIN2 STANDBY, I2C_ADDRx)	2, MCLK, BCLK, LRCLK, MUTE,	-0.3	VDD + 0.5	V
$V_{GND}$	Maximum voltage between GND pins			±0.3	V
TJ	Maximum operating junction temperature		-55	150	°C
T <sub>stg</sub>	Storage temperature		-55	150	°C

## 7.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per AEC Q100–002 <sup>(1)</sup>		±3000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charried devices model (CDM) per AEC 0400, 044	All pins	±500	V
	alconargo	Charged-device model (CDM), per AEC Q100–011	Corner pins (1, 28, 29 and 56)	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
PVDD	Output FET supply voltage	Relative to GND	4.5		18	V
VBAT	Battery supply voltage input	Relative to GND	4.5	14.4	18	V
VDD	DC logic supply	Relative to GND	3.0	3.3	3.5	V
T <sub>A</sub>	Ambient temperature		-40		125	°C
T <sub>J</sub>	Junction temperature	An adequate thermal design is required	-40		150	°C
D	N	BTL Mode	2	4		
$R_L$	Nominal speaker load impedance	PBTL Mode	1 2		Ω	
R <sub>PU_I2C</sub>	I <sup>2</sup> C pullup resistance on SDA and SCL pins		1	4.7	10	kΩ
C <sub>Bypass</sub>	External capacitance on bypass pins	Pin 2, 3, 5, 6, 8, 9, 10, 19		1		μF
C <sub>OUT</sub>	External capacitance to GND on OUT pins	Limit set by DC-diagnostic timing		1	3.3	μF
Lo	Output filter inductance	Minimum inductance at I <sub>SD</sub> current levels	1			μH

## 7.4 Thermal Information

		TAS6424L-Q1 <sup>(2)</sup>	TAS6424L-Q1 <sup>(3)</sup>	
	THERMAL METRIC <sup>(1)</sup>	DKQ (HSSOP)	DKQ (HSSOP)	UNIT
		56 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	_	_	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	_	_	°C/W
ΨЈТ	Junction-to-top characterization parameter	_	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	10	10	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 7.5 Electrical Characteristics

Test conditions (unless otherwise noted):  $T_C = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4~\Omega$ ,  $P_{out} = 1~W/ch$ , f = 1~kHz,  $f_{SW} = 2.11~MHz$ , AES17 Filter, default  $I^2C$  settings, see 8~59~and 8~62

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING	CURRENT					
I <sub>PVDD_IDLE</sub>	PVDD idle current	All channels playing, no audio input		75	90	mA
I <sub>VBAT_IDLE</sub>	VBAT idle current	All channels playing, no audio input		90	100	mA
I <sub>PVDD_STBY</sub>	PVDD standby current	STANDBYActive, VDD = 0 V		1	10	μΑ
I <sub>VBAT_STBY</sub>	VBAT standby current	STANDBYActive, VDD = 0 V		4	10	μΑ
$I_{VDD}$	VDD supply current	All channels playing, -60-dB signal		15	18	mA
OUTPUT PO	OWER					
		$4 Ω$ , PVDD = 14.4 V, THD+N = 1%, $T_C = 75$ °C	20	22		
	Output power per channel, BTL	4 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	25	27		W
D		2 Ω, PVDD = 14.4 V, THD+N = 1%, $T_C = 75$ °C	20	22		
P <sub>O_BTL</sub>		2 Ω, PVDD = 14.4 V, THD+N = 10%, $T_C = 75$ °C	25	27		
		$4 Ω$ , PVDD = 18 V, THD+N = 1%, $T_C = 75$ °C	30	33		
		4 Ω, PVDD = 18 V, THD+N = 10%, T <sub>C</sub> = 75°C	40	45		
		2 Ω, PVDD = 14.4 V, THD+N = 1%, $T_C = 75$ °C	35	40		
		2 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	45	50		
D	Output power per channel in parallel mode,	1 $\Omega$ , PVDD = 14.4 V, THD+N = 1%, T <sub>C</sub> = 75°C	50	52		W
P <sub>O_PBTL</sub>	PBTL	1 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	60	62		
		2 Ω, PVDD = 18 V, THD+N = 1%, T <sub>C</sub> = 75°C	60	65		
		2 Ω, PVDD = 18 V, THD+N = 10%, T <sub>C</sub> = 75°C	75	80		

<sup>(2)</sup> JEDEC Standard 4 Layer PCB.

<sup>(3)</sup> Measured using the TÁS6424L-Q1 EVM layout and heat sink. The device is not intended to be used without a heat sink.

# TEXAS INSTRUMENTS

## **Electrical Characteristics (continued)**

Test conditions (unless otherwise noted):  $T_C = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4~\Omega$ ,  $P_{out} = 1~W/ch$ , f = 1~kHz,  $f_{SW} = 2.11~MHz$ , AES17 Filter, default  $I^2C$  settings, see 8.59~and

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EFF <sub>P</sub>	Power efficiency	4 channels operating, 25-W output power/ch 4- $\Omega$ load, PVDD = 14.4 V, T <sub>C</sub> = 25°C, including indcutor losses(1)		86%		
AUDIO PERF	FORMANCE					I
		Zero input, A-weighting, gain level 1, PVDD = 14.4 V		42		
$V_n$	Output noise voltage	Zero input, A-weighting, gain level 2, PVDD = 14.4 V		55		μV
٧n	Output noise voltage	Zero input, A-weighting, gain level 3, PVDD = 18 V		67		μν
		Zero input, A-weighting, gain level 4, PVDD = 25 V		85		
		Gain level 1, Register 0x01, bit 1-0 = 00		7.5		
GAIN	Peak output voltage/dBFS	Gain level 2, Register 0x01, bit 1-0 = 01		15		V/FS
O/ 1114	Tour output voltago/abi o	Gain level 3, Register 0x01, bit 1-0 = 10		21		
		Gain level 4, Register 0x01, bit 1-0 = 11		29		
Crosstalk	Channel crosstalk	$PVDD = 14.4 \text{ Vdc} + 1 \text{ V}_{RMS}, f = 1 \text{ kHz}$		-90	-75	dB
PSRR	Power-supply rejection ratio	$PVDD = 14.4 \text{ Vdc} + 1 \text{ V}_{RMS}, f = 1 \text{ kHz}$		75		dB
THD+N	Total harmonic distortion + noise			0.02%	0.05 %	
G <sub>CH</sub>	Channel-to-channel gain variation		-0.5	0	0.5	dB
LINE OUTPU	IT PERFORMANCE					
$V_{n\_LINEOUT}$	LINE output noise voltage	Zero input, A-weighting, channel set to LINE MODE		42		μV
$V_{O\_LINEOUT}$	LINE output voltage	0-dB input, channel set to LINE MODE		5.5		V <sub>RMS</sub>
THD+N	Line output total harmonic distortion + noise	$V_{\rm O}$ = 2 $V_{\rm RMS}$ , channel set to LINE MODE		0.01%	0.03 %	
DIGITAL INP	UT PINS					
V <sub>IH</sub>	Input logic level high		70			%VDD
V <sub>IL</sub>	Input logic level low				30	%VDD
I <sub>IH</sub>	Input logic current, high	V <sub>I</sub> = VDD			15	μΑ
I <sub>IL</sub>	Input logic current, low	V <sub>I</sub> = 0			-15	μΑ
PWM OUTPL	JT STAGE					
R <sub>DS(on)</sub>	FET drain-to-source resistance	Not including bond wire and package resistance		90		mΩ
OVERVOLTA	AGE (OV) PROTECTION					
$V_{PVDD\_OV}$	PVDD overvoltage shutdown		19.3	20	22	V
$V_{\text{PVDD\_OV\_HY}}$ s	PVDD overvoltage shutdown hysteresis			0.8		V
$V_{VBAT\_OV}$	VBAT overvoltage shutdown		19.3	20	22	V
V <sub>VBAT_OV_HY</sub>	VBAT overvoltage shutdown hysteresis			0.6		V
UNDERVOLT	TAGE (UV) PROTECTION					
$VBAT_{UV}$	VBAT undervoltage shutdown			4	4.5	V
$VBAT_{UV\_HYS}$	VBAT undervoltage shutdown hysteresis			0.2		V
$PVDD_{UV}$	PVDD undervoltage shutdown			4	4.5	V
PVDD <sub>UV_HY</sub>	PVDD undervoltage shutdown hysteresis			0.2		V
BYPASS VO	LTAGES					
$V_{GVDD}$	Gate drive bypass pin voltage			7		V
V <sub>AVDD</sub>	Analog bypass pin voltage			6		V
$V_{VCOM}$	Common bypass pin voltage			2.5		V
$V_{VREG}$	Regulator bypass pin voltage			5.5		V
	RESET (POR)	·				
V <sub>POR</sub>	VDD voltage for POR			2.1	2.7	V
V <sub>POR_HY</sub>	VDD POR recovery hysteresis voltage			0.5		V
OVERTEMPE	ERATURE (OT) PROTECTION					
OTW(i)	Channel overtemperature warning			150		°C



## **Electrical Characteristics (continued)**

Test conditions (unless otherwise noted):  $T_C = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4~\Omega$ ,  $P_{out} = 1~W/ch$ , f = 1~kHz,  $f_{SW} = 2.11~MHz$ , AES17 Filter, default  $I^2C$  settings, see 8.59~and

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OTSD(i)	Channel overtemperature shutdown			175		°C
OTW	Global junction overtemperature warning	Set by register 0x01 bit 5-6, default value		130		°C
OTSD	Global junction overtemperature shutdown			160		°C
OT <sub>HYS</sub>	Overtemperature hysteresis			15		°C
LOAD OVER	CURRENT PROTECTION					
	Overeument evels by evels limit	OC Level 1	3	3		^
I <sub>LIM</sub>	Overcurrent cycle-by-cycle limit	OC Level 2	4.2	4.8		Α
	Overeurrent shutdown	OC Level 1, Any short to supply, ground, or other channels		6		٨
I <sub>SD</sub>	Overcurrent shutdown	OC Level 2, Any short to supply, ground, or other channels		7		Α
MUTE MODI	E					
G <sub>MUTE</sub>	Output attenuation			100		dB
CLICK AND	POP		,			
V <sub>CP</sub>	Output click and pop voltage	ITU-R 2k filter, High-Z/MUTE to Play, Play to Mute/High-Z		7		mV
DC OFSET						
V <sub>OFFSET</sub>	Output offset voltage			2	5	mV
DC DETECT						
DC <sub>FAULT</sub>	Output DC fault protection			2	2.5	V
DIGITAL OU	TPUT PINS					
V <sub>OH</sub>	Output voltage for logic level high	I = ±2 mA	90			%VDD
$V_{OL}$	Output voltage for logic level low	I = ±2 mA			10	%VDD
t <sub>DELAY_CLIPD</sub>	Signal delay when output clipping detected				20	μS
LOAD DIAG	NOSTICS					
S2P	Maximum resistance to detect a short from OUT pins to PVDD				500	Ω
S2G	Maximum resistance to detect a short from OUT pins to ground				200	Ω
SL	Shorted load detection tolerance	Other channels in Hi-Z			±0.5	Ω
OL	Open load	Other channels in Hi-Z	40	70		Ω
T <sub>DC_DIAG</sub>	DC diagnostic time	All 4 Channels		230		ms
LO	Line output				6	kΩ
T <sub>LINE_DIAG</sub>	Line output diagnostic time			40		ms
		Gain linearity, $f = 19$ kHz, $R_L = 2 \Omega$ to 16 $\Omega$ ,		25%		
AC <sub>IMP</sub>	AC impedance accuracy	Offset		±0.5		Ω
T <sub>AC_DIAG</sub>	AC diagnostic time	All 4 Channels		520		ms
I2C_ADDR F		1	1			
t <sub>I2C ADDR</sub>	Time delay needed for I <sup>2</sup> C address set-up			300		μS
ובט_חטטוז	::::: 22:2, 1:00000 io: : 0 00000 oot up		1			1

<sup>(1)</sup> Tested with Output Inductor DFEG7030D-3R3M.

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## 7.6 Timing Requirements


Test conditions (unless otherwise noted):  $T_C$  = 25 °C, PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L$  = 4  $\Omega$ ,  $P_O$  = 1 W/ch, f = 1 kHz,  $f_{SW}$  = 2.11 MHz, AES17 Filter, default  $I^2C$  settings, see 8 59 and 8 62

			MIN	TYP	MAX	UNIT
I <sup>2</sup> C CONTRO	DL PORT (See 🛭 22)				'	
t <sub>BUS</sub>	Bus free time between start and stop conditions		1.3			μS
t <sub>HOLD1</sub>	Hold time, SCL to SDA		0			ns
t <sub>HOLD2</sub>	Hold time, start condition to SCL		0.6			μS
t <sub>START</sub>	I <sup>2</sup> C startup time after VDD power on reset				12	ms
t <sub>RISE</sub>	Rise time, SCL and SDA				300	ns
t <sub>FALL</sub>	Fall time, SCL and SDA				300	ns
t <sub>SU1</sub>	Setup, SDA to SCL		100			ns
t <sub>SU2</sub>	Setup, SCL to start condition		0.6			μS
t <sub>SU3</sub>	Setup, SCL to stop condition		0.6			μS
t <sub>W(H)</sub>	Required pulse duration SCL High		0.6			μS
t <sub>W(L)</sub>	Required pulse duration SCL Low		1.3			μS
SERIAL AU	DIO PORT (See 🛚 16)		·			
D <sub>MCLK</sub> , D <sub>SCLK</sub>	Allowable input clock duty cycle		45%	50%	55%	
$f_{MCLK}$	Supported MCLK frequencies: 128, 256, or 512		128		512	xFS
$f_{MCLK\_Max}$	Maximum frequency				25	MHz
t <sub>SCY</sub>	SCLK pulse cycle time		40			ns
t <sub>SCL</sub>	SCLK pulse-with LOW		16			ns
t <sub>SCH</sub>	SCLK pulse-with HIGH		16			ns
t <sub>rise/fall</sub>	Rise and fall time		4			ns
t <sub>SF</sub>	SCLK rising edge to FSYNC edge		8			ns
$t_{FS}$	FSYNC rising edge to SCLK edge		8			ns
$t_{DS}$	DATA set-up time		8			ns
t <sub>DH</sub>	DATA hold time		8			ns
Ci	Input capacitance, pins MCLK, SCLK, FSYNC, SD	IN1, SDIN2			10	pF
т	Latency from input to output measured in FSYNC	FSYNC = 44.1 kHz or 48 kHz			30	
$T_LA$	sample count	FSYNC = 96 kHz			12	



7.7 Typical Characteristics

 $T_A$  = 25 °C,  $V_{VDD}$  = 3.3 V, VBAT = PVDD = 14.4 V,  $R_L$  = 4  $\Omega$ ,  $f_{IN}$  = 1 kHz,  $f_s$  = 48 kHz,  $f_{SW}$  = 2.1 MHz, AES17 filter, default I<sup>2</sup>C settings, see 2 59 and 2 62 (unless otherwise noted)




ZHCSG71 - MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## Typical Characteristics (接下页)


 $T_A = 25$  °C,  $V_{VDD} = 3.3$  V, VBAT = PVDD = 14.4 V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{SW} = 2.1$  MHz, AES17 filter, default  $I^2$ C settings, see 2.5 9 and 2.6 (unless otherwise noted)





Typical Characteristics (接下页)

 $T_A = 25$  °C,  $V_{VDD} = 3.3$  V, VBAT = PVDD = 14.4 V,  $R_L = 4$   $\Omega$ ,  $f_{IN} = 1$  kHz,  $f_s = 48$  kHz,  $f_{SW} = 2.1$  MHz, AES17 filter, default  $I^2$ C settings, see 8 59 and 8 62 (unless otherwise noted)



## 8 Parameter measurement Information

The parameters for the TAS6424L-Q1 device were measured using the circuit in ₹ 59.

For measurements with 2.1 MHz switching frequency the 3.3 µH inductor from the TAS6424L-Q1 EVM is used.

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## 9 Detailed description


#### 9.1 Overview

The TAS6424L-Q1 device is a four-channel digital-input Class-D audio amplifier for use in the automotive environment. The device is designed for vehicle battery operation. The design uses ultra-efficient class-D technology developed by Texas Instruments specifically tailored for the automotive industry. This technology allows for reduced power consumption, reduced PCB area, reduced heat, and reduced peak currents in the electrical system. The device realizes an audio sound-system design with smaller size and lower weight than traditional class-AB solutions.

The core design blocks are as follows:

- Serial audio port
- Clock management
- · High-pass filter and volume control
- · Pulse width modulator (PWM) with output stage feedback
- Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I<sup>2</sup>C serial communication bus

### 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



ZHCSG71-MARCH 2017 www.ti.com.cn

#### 9.3 Feature Description

#### 9.3.1 Serial Audio Port

The serial audio port (SAP) receives audio in either I<sup>2</sup>S, left justified, right justified, or TDM formats.

Settings for the serial audio port are programmed in the SAP control register (address 0x03), see the SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04] section.

☑ 15 shows the digital audio data connections for I<sup>2</sup>S and TDM8 mode for an eight channel system.




图 15. Digital-Audio Data Connection

#### 9.3.1.1 PS Mode

I<sup>2</sup>S timing uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is low for the left channel and high for the right channel. The bit clock, SCLK, runs at 32  $\times$  f<sub>S</sub> or 64  $\times$  f<sub>S</sub> and is used to clock in the data. A delay of one bit clock occurs from the time the FSYNC signal changes state to the first bit of data on the data lines. The data is presented in 2scomplement form (MSB-first). The data is valid on the rising edge of the bit clock and is used to clock in the data.

#### 9.3.1.2 Left-Justified Timing

Left-justified (LJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at  $32 \times f_S$  or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data lines at the same time FSYNC toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. Digital words can be 16-bits or 24-bits wide and pad any unused trailing data-bit positions in the left-right (L/R) frame with zeros.

### 9.3.1.3 Right-Justified Timing

Right-justified (RJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when the data is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at  $32 \times f_S$  or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data 8-bit clock periods (for 24-bit data) after the FSYNC pin toggles. In RJ mode the LSB of data is always clocked by the last bit clock before the FSYNC pin transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The device pads the unused leading data-bit positions in the L/R frame with zeros.

# TEXAS INSTRUMENTS

## Feature Description (接下页)

#### 9.3.1.4 TDM Mode

TDM mode supports 4 or 8 channels of audio data. The TDM mode is automatically selected when the TDM clocks are present. The device can be configured through I<sup>2</sup>C to use different stereo pairs in the TDM data stream. The TDM mode supports 16-bit, 24-bit, and 32-bit input data lengths.

In TDM mode, the SCLK pin must be 128 or 256, depending on the TDM slot size. In TDM mode SCLK and MCLK can be connected together. If SCLK and MCLK are connected together than FSYNC should be minimum 2 MCLK pulses long.

In TDM mode, the SDIN1 pin (pin 15) is used for digital audio data. TI recommends to connect the unused SDIN2 pin (pin 16) to ground. 表 1 lists register settings for the TDM channel selection.

REGISTER	R SETTING	TDM8 CHANNEL SLOT							
0x03 BIT 5	0x03 BIT 3	1	2	3	4	5	6	7	8
0	0	CH1	CH2	CH3	CH4	_	_	_	_
1	0	_	_	_	_	CH1	CH2	CH3	CH4
0	1	CH3	CH4	CH1	CH2	_	_	_	_
1	1	_	_	_	_	CH3	CH4	CH1	CH2

表 1. TDM Channel Selection

If PBTL mode is programmed for channel 1/2 or channel 3/4 the datasource can be set according to 表 2.

RE	REGISTER SETTING					TDM8 CHAI	NNEL SLOT			
0x03 BIT 5	0x03 BIT 3	0x21 BIT 6	1	2	3	4	5	6	7	8
0	0	0	PBTL CH1/2	_	PBTL CH3/4	_	_	_	_	_
1	0	0	_	_	_	_	PBTL CH1/2	_	PBTL CH3/4	_
0	0	1	_	PBTL CH1/2	_	PBTL CH3/4	_	_	_	_
1	0	1	_	_	_	_	_	PBTL CH1/2	_	PBTL CH3/4
0	1	0	PBTL CH3/4	_	PBTL CH1/2	_	_	_	_	_
1	1	0	_	_	_	_	PBTL CH3/4	_	PBTL CH1/2	_
0	1	1	_	PBTL CH3/4	_	PBTL CH1/2	_	_	_	_
1	1	1	_	_	_	_	_	PBTL CH3/4	_	PBTL CH1/2

表 2. TDM Channel Selection in PBTL Mode

#### 9.3.1.5 Supported Clock Rates

The device supports MCLK rates of 128  $\times$  f<sub>S</sub>, 256  $\times$  f<sub>S</sub>, or 512  $\times$  f<sub>S</sub>.

The device supports SCLK rates of 32  $\times$  f<sub>S</sub>or 64  $\times$  f<sub>S</sub> in I<sup>2</sup>S, LJ or RJ modes or 128  $\times$  f<sub>S</sub>, or 256  $\times$  f<sub>S</sub> in TDM mode.

The device supports FSYNC rates of 44.1 kHz, 48 kHz, or 96 kHz.

The maximum clock frequency is 25 MHz. Therefore, for a 96 kHz FSYNC rate, the maximum MCLK rate is  $256 \times f_S$ .

The MCLK clock must not be in phase to sync to SCLK. Duty cycle of 50% is required for 128x FSYNC, for 256x and 512x 50% duty is not required.

## 9.3.1.6 Audio-Clock Error Handling

When any kind of clock error, MCLK-FSYNC or SCLK-FSYNC ratio, or clock halt is detected, the device puts all channels into the Hi-Z state. When all audio clocks are within the expected range, the device automatically returns to the state it was in. See the *Timing Requirements* table for timing requirements.




图 16. Serial Audio Timing




图 17. Left-Justified Audio Data Format







图 18. I<sup>2</sup>S Audio Data Format







Audio Data Format: TDM8 mode

图 19. TDM8 Audio Data Format

# TEXAS INSTRUMENTS

#### 9.3.2 High-Pass Filter

Direct-current (DC) content in the audio signal can damage speakers. The data path has a high-pass filter to remove any DC from the input signal. The corner frequency is selectable from 4 Hz, 8 Hz, or 15 Hz to 30 Hz with bits 0 through 3 in register 0x26. The default value of –3 dB is approximately 4 Hz for 44.1 kHz or 48 kHz and approximately 8 Hz for 96 kHz sampling rates.

#### 9.3.3 Volume Control and Gain

Each channel has a independent digital-volume control with a range from –100 dB to +24 dB with 0.5-dB steps. The volume control is set through I<sup>2</sup>C. The gain-ramp rate is programmable through I<sup>2</sup>C to take one step every 1, 2, 4, or 8 FSYNC cycles.

The peak output-voltage swing is also configurable in the gain control register through I<sup>2</sup>C. The four gain settings are 7.5 V, 15 V, 21 V, and 29 V. TI recommends selecting the lowest possible for the expected PVDD operation to optimize output noise and dynamic range performance.

## 9.3.4 High-Frequency Pulse-Width Modulator (PWM)

The PWM converts the PCM input data into a switched signal of varying duty cycle. The PWM modulator is an advanced design with high bandwidth, low noise, low distortion, and excellent stability. The output switching rate is synchronous to the serial audio-clock input and is programmed through I²C to be between 8x and 48x the input-sample rate. The option to switch at high frequency allows the use of smaller and lower cost external filtering components. 表 3 lists the switch frequency options for bits 4 through 6 in the miscellaneous control 2 register (address 0x02).

			•	•			
INPUT SAMPLE RATE	BIT 6:4 SETTINGS						
	000	001	010 to 100	101	110	111	
44.1 kHz	352.8 kHz	441 kHz	RESERVED	1.68 MHz	1.94 MHz	2.12 MHz	
48 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported	
96 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported	

表 3. Output Switch Frequency Option

#### 9.3.5 Gate Drive

The gate driver accepts the low-voltage PWM signal and level shifts it to drive a high-current, full-bridge, power-FET stage. The device uses proprietary techniques to optimize EMI and audio performance.

The gate-driver power-supply voltage, GVDD, is internally generated and a decoupling capacitor is connected at pin 9 and pin 10.

The full H-bridge output stages use only NMOS transistors. Therefore, bootstrap capacitors are required for the proper operation of the high side NMOS transistors. A 1 μF ceramic capacitor of quality X7R or better, rated for at least 16 V, must be connected from each output to the corresponding bootstrap input (see the application circuit diagram in 859). The bootstrap capacitors connected between the BST pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high keeping the high-side MOSFETs turned on.

#### 9.3.6 Power FETs

The BTL output for each channel comprises four N-channel 90-m $\Omega$  FETs for high efficiency and maximum power transfer to the load. These FETs are designed to handle the fast switching frequency and large voltage transients during load dump.

0.2.7 Local Disamportion

#### 9.3.7 Load Diagnostics

The device incorporates both DC-load and AC-load diagnostics which are used to determine the status of the load. The DC diagnostics are turned on by default but if a fast startup without diagnostics is required the DC diagnostics can be bypassed through I<sup>2</sup>C. The DC diagnostics runs when any channel is directed to leave the Hi-Z state and enter the MUTE or PLAY state. The DC diagnostics can also be enabled manually to run on any or all channels. DC Diagnostics can be started from any operating condition but if the channel is in play state then the time to complete the diagnostic is longer because the device must ramp down the audio signal of that channel before transitioning to the Hi-Z state. The DC diagnostics are available as soon as the device supplies are within the recommended operating range. The DC diagnostics do not rely on the audio input clocks to be available to function. DC Diagnostic results are reported for each channel separately through the I<sup>2</sup>C registers.

#### 9.3.7.1 DC Load Diagnostics

The DC load diagnostics are used to verify the load connected. The DC diagnostics consists of four tests: short-to-power (S2P), short-to-ground (S2G), open-load (OL), and shorted-load (SL). The S2P and S2G tests trigger if the impedance to GND or a power rail is below that specified in the *Specifications* section. The diagnostic detects a short to vehicle battery even when the supply is boosted. The SL test has an I<sup>2</sup>C-configurable threshold depending on the expected load to be connected. Because the speakers connected to each channel might be different, each channel can be assigned a unique threshold value. The OL test reports if the select channel has a load impedance greater than the limits in the *Specifications* section.




图 20. DC Load Diagnostic Reporting Thresholds

### 9.3.7.2 Line Output Diagnostics

The device also includes an optional test to detect a line-output load. A line-output load is a high-impedance load that is above the open-load (OL) threshold such that the DC-load diagnostics report an OL condition. After an OL condition is detected on a channel, if the line output detection bit is also set, the channel checks if a line-output load is present as well. This test is not pop free, so if an external amplifier is connected it should be muted.

#### 9.3.7.3 AC Load Diagnostics

The AC load diagnostic is used to determine the proper connection of a capacitively coupled speaker or tweeter when used with a passive crossover. The AC load diagnostic is controlled through I<sup>2</sup>C. The AC diagnostics requires an external input signal and reports the approximate load impedance and phase. The selected signal frequency should create current flow through the desired speaker for proper detection. If multiple channels must be tested, the diagnostics should be run in series. The AC load-diagnostic test procedure is as follows.

For load-impedance detection, use the following test procedure:

- 1. Set the channels to be tested into the Hi-Z state.
- 2. Set the AC\_DIAGS\_LOOPBACK bit (bit 7 in register 0x16) to 0.
- 3. Apply a full-scale input signal from the DSP for the tested channels with the desired frequency (recommended 10 kHz to 20 kHz).

注

The device ramps the signal up and down automatically to prevent pops and clicks.

4. Set the device into the AC diagnostic mode (set bits 3:0 in register 0x15 to 1 for CH1 to CH4, set bit 3 in register 0x15 to 1, and set bit 1 in register 0x15 to 1 for PBTL12 and PBTL34).

5. Read back the AC impedance (register 0x17 through register 0x1A).

When the test is complete the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I<sup>2</sup>C register.

For loopback delay detection, use the following test procedure for either BTL mode or PBTL mode:

- BTL mode
  - 1. Set the AC DIAGS LOOPBACK bit (bit 7 in register 0x16) to 1 to enable AC loopback mode.
  - 2. Apply a 0-dBFS 19K signal and enable AC load diagnostics. CH1 and CH2 reuse the AC sensing loop of CH1 (set bit 3 in register 0x15 to 1). CH3, CH4 reuse the AC sensing loop of CH3 (set bit 1 in register 0x15 to 1)
  - 3. Read back the AC LDG PHASE1 value (register 0x1B and register 0x1C).

When the test is complete, the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I<sup>2</sup>C register.

- PBTL mode
  - 1. Set the AC\_DIAGS\_LOOPBACK bit (bit 7 in register 0x16) to 1 to enable AC loopback mode.
  - 2. Set the PBTL CH12 and PBTL CH34 bits (see register 0x00) to 0 without toggling SDz pin to enter BTL mode only for load diagnostics.
  - 3. Apply a 0 dBFS 19K signal and enable AC load diagnostics. For PBTL\_12, enable the AC sensing loop of CH1 (set bit 3 in register 0x15 to 1). For PBTL\_34, enable the AC sensing loop of CH3 (set bit 1 in register 0x15 to 1).
  - 4. Read back the AC\_LDG\_PHASE1 (register 0x1B and register 0x1C).
  - 5. Set the PBTL CH12 and PBTL CH34 bits (see register 0x00) to 1 to go back to PBTL mode for load diagnostics.

	A 11 No Impounted Court to Magnitude								
SETTING	GAIN AT 19 kHz	I(A)	MEASUREMENT RANGE (Ω)	MAPPING FROM CODE TO MAGNITUDE (Ω/Code)					
Gain = 4, I = 10 mA (recommended)	4.28	0.01	12	0.05832					
Gain = 4, I = 19 mA	4.28	0.019	6	0.0307					
Gain = 1, I = 10 mA (recommended)	1	0.01	48	0.2496					
Gain = 1 I = 19 m4	1	0.019	24	0.1314					

表 4. AC Impedance Code to Magnitude

## 9.3.8 Protection and Monitoring

## 9.3.8.1 Overcurrent Limit (I<sub>LIMIT</sub>)

The overcurrent limit terminates each PWM pulse to limit the output current flow when the current limit (I<sub>LIMIT</sub>) is exceeded. Power is limited but operation continues without disruption and prevents undes<u>ired shutdown</u> for transient music events. I<sub>LIMIT</sub> is not reported as a fault condition to either registers or the FAULT pin. Each channel is independently monitored and limited. The two programable levels can be set by bit 4 in the miscellaneous control 1 register (address 0x01).



#### 9.3.8.2 Overcurrent Shutdown (I<sub>SD</sub>)

If the output load current reaches  $I_{SD}$ , such as an output short to GND, then a peak current limit occurs which shuts down the channel. The time to shutdown the channel varies depending on the severity of the short condition. The affected channel is placed into the Hi-Z state, the fault is reported to the register, and the FAULT pin is asserted. If the diagnostics are enabled then the device automatically starts diagnostics on the channel and, if no load failure is found, the device restarts. If a load fault is found the device continues to rerun the diagnostics once per second. Because this hiccup mode is using the diagnostics, no high current is created. If the diagnostics are disabled the device sets the state for that channel to Hi-Z and requires the MCU to take the appropriate action.

Two programable levels can be set by bit 4 in the miscellaneous control 1 register (address 0x01).

#### 9.3.8.3 DC Detect

This circuit detects a DC offset continuously during normal operation at the output of the amplifier. If the DC offset exceeds the threshold, that channel is placed in the Hi-Z state, the fault is reported to the I<sup>2</sup>C register, and the FAULT pin is asserted. A register bit can be used to mask reporting to the FAULT pin if required.

#### 9.3.8.4 Clip Detect

The clip detect is reported on the  $\overline{WARN}$  pin if 100% duty-cycle PWM if reached for a minimum of 20 cycles. If any channel is clipping, the clipping is reported to the pin. The clip detect is latched and can be cleared by  $I^2C$ . Masking the clip reporting to the pin is possible through  $I^2C$ .

#### 9.3.8.5 Global Overtemperature Warning (OTW), Overtemperature Shutdown (OTSD)

Four overtemperature warning levels are available in the device that can be selected (see the Register Maps section for thresholds). When the junction temperature exceeds the warning level, the WARN pin is asserted unless the mask bit has been set to disable reporting. The device functions until the OTSD value is reached at which point all channels are placed in the Hi-Z state and the FAULT pin is asserted. When the junction temperature returns to normal levels, the device automatically recovers and places all channels into the state indicated by the register settings.

#### 9.3.8.6 Channel Overtemperature Warning [OTW(i)] and Shutdown [OTSD(i)]

In addition to the global OTW, each channel also has an individual overtemperature warning and shutdown. If a channel exceeds the OTW(i) threshold, the warning register bit is set as the WARN pin is asserted unless the mask bit has been set to disable reporting. If the channel temperature exceeds the OTSD(i) threshold then that channel goes to the Hi-Z state until the temperature drops below the OTW(i) threshold at which point the channel goes to the state indicated by the state control register.

#### 9.3.8.7 Undervoltage (UV) and Power-On-Reset (POR)

The undervoltage (UV) protection detects low voltages on the PVDD and VBAT pins. In the event of an UV condition, the FAULT pin is asserted and the I<sup>2</sup>C register is updated. A power-on reset (POR) on the VDD pin causes the I<sup>2</sup>C to goes to the high-impedance (Hi-Z) state and all registers are reset to default values. At power-on or after a POR event, the POR warning bit and WARN pin are asserted.

#### 9.3.8.8 Overvoltage (OV) and Load Dump

The overvoltage (OV) protection detects high voltages on the PVDD pin. If the PVDD pin reaches the OV threshold, the FAULT pin is asserted and the I<sup>2</sup>C register is updated. The device can withstand 40 V load-dump voltage spikes.

#### 9.3.9 Power Supply

The device has three power supply inputs, VDD, PVDD, and VBAT, which are described as follows:

**VDD** This pin is a 3.3V supply pin that provides power to the low voltage circuitry.

VBAT This pin is a higher voltage supply that can be connected to the vehicle battery or the regulated voltage rail in a boosted system within the recommended limits. For best performance, this rail should be 10 V or higher. See the *Recommended Operating Conditions* table for the maximum supply voltage. This supply rail is used for higher voltage analog circuits but not the output FETs.

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

#### **PVDD**

This pin is a high-voltage supply that can either be connected to the vehicle battery or to another voltage rail in a boosted system. The PVDD pin supplies the power to the output FETs and can be within the recommended operating limits, even if that is below the VBAT supply, to allow for dynamic voltage systems.

Several on-chip regulators are included generating the voltages necessary for the internal circuitry. The external pins are provided only for bypass capacitors to filter the supply and should not be used to power other circuits.

The device can withstand fortuitous open ground and power conditions within the absolute maximum ratings for the device. Fortuitous open ground usually occurs when a speaker wire is shorted to ground, allowing for a second ground path through the body diode in the output FETs.

#### 9.3.9.1 Vehicle-Battery Power-Supply Sequence

The device can accept any sequence of the VBAT, PVDD and VDD supply.

In a typical system, the VBAT and PVDD supplies are both connected to the vehicle battery and power up at the same time. The VDD supply should be applied after the VBAT and PVDD supplies are within the recommended operating range. When removing power from the device, TI recommends to deassert the VDD supply first then the VBAT, PVDD, or both supplies which provides the lowest click and pop performance.

#### 9.3.10 Hardware Control Pins

The device has four pins for control and device status: FAULT, MUTE, WARN, and STANDBY.

## 9.3.10.1 FAULT

The FAULT pin reports faults and is active low under any of the following conditions:

- Any channel faults (overcurrent or DC detection)
- Overtemperature shutdown
- Overvoltage or undervoltage conditions on the VBAT or PVDD pins
- Clock errors

The FAULT pin is deactivated when none of the previously listed conditions exist.

Register bits are available to mask fault categories from reporting to the FAULT pin. These bits only mask the setting of the pin and do not affect the register reporting or protection of the device. By default all faults are reported to the pin. See the *Register Maps* section for a description of the mask settings.

This pin is an open-drain output with an internal 100 k $\Omega$  pullup resistor to VDD.

#### 9.3.10.2 WARN

This active-low output pin reports audio clipping, overtemperature warnings, and POR events.

Clipping is reported if any channel is at the maximum modulation for 20 consecutive PWM clocks which results in a 10-µs delay to report the onset of clipping. The warning bit is sticky and can be cleared by the CLEAR FAULT bit (bit 7) in register 0x21.

An overtemperature warning (OTW) is reported if the general temperature or any of the channel temperature warnings are set. The warning temperature can be set through bits 5 and 6 in register 0x01.

Register bits are available to mask either clipping or OTW reporting to the pin. These bits only mask the setting of the pin and do not affect the register reporting. By default both clipping and OTW are reported.

The WARN pin is latched and can be cleared by writing the CLEAR FAULT bit (bit 7) in register 0x21.

This pin is an open-drain output with an internal 100 k $\Omega$  pullup resistor to VDD.

#### 9.3.10.3 MUTE

This active-low input pin is used for hardware control of the mute and unmute function for all channels.

This pin has a 100 k $\Omega$  internal pulldown resistor.



#### 9.3.10.4 STANDBY

When this active-low input pin is asserted, the device goes into shutdown and current draw is limited. This pin can be used to shut down the device rapidly. The outputs are ramped down in less than 5 ms if the device is not already in the Hi-Z state. The I<sup>2</sup>C bus goes into the high-impedance (Hi-Z) state when in STANDBY.

This pin has a 100 k $\Omega$  internal pulldown resistor.

#### 9.4 Device Functional Modes

#### 9.4.1 Operating Modes and Faults

The operating modes and faults are listed in the following tables.

## 表 5. Operating Modes

STATE NAME	OUTPUT FETS	OSCILLATOR	I <sup>2</sup> C
STANDBY	Hi-Z	Stopped	Stopped
Hi-Z	Hi-Z	Active	Active
MUTE	Switching at 50%	Active	Active
PLAY	Switching with audio	Active	Active

#### 表 6. Global Faults and Actions

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION RESULT
POR	Voltage foult	All	I <sup>2</sup> C + WARN pin	Standby
VBAT UV				
PVDD UV	Voltage fault	Hi-Z, mute, normal	$I^2C + \overline{FAULT}$ pin	Hi-Z
VBAT or PVDD OV				
OTW	Thermal warning	Hi-Z, mute, normal	I <sup>2</sup> C + WARN pin	None
OTSD	Thermal shutdown	Hi-Z, mute, normal	I <sup>2</sup> C + FAULT pin	Hi-Z

#### 表 7. Channel Faults and Actions

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION TYPE
Clipping	Warning		WARN pin	None
Overcurrent limiting	Protection	Muta and play	WAKN PIN	Current limit
Overcurrent fault	Output shannal fault	Mute and play	I <sup>2</sup> C + <del>FAULT</del> pin	Hi-Z
DC detect	Output channel fault		I-C + FAULT PIN	⊓I-Z

## 9.5 Programming

#### 9.5.1 I<sup>2</sup>C Serial Communication Bus

The device communicates with the system processor through the I<sup>2</sup>C serial communication bus as an I<sup>2</sup>C slaveonly device. The processor can poll the device through I<sup>2</sup>C to determine the operating status, configure settings, or run diagnostics. For a complete list and description of all I<sup>2</sup>C controls, see the *Register Maps* section.

The device includes two  $I^2C$  address pins, so up to four devices can be used together in a system with no additional bus switching hardware. The  $I^2C$  ADDRx pins set the slave address of the device as listed in  $\frac{1}{8}$  8.

### 表 8. I<sup>2</sup>C Addresses

DESCRIPTION	I <sup>2</sup> C ADDR1	I <sup>2</sup> C ADDR0	I <sup>2</sup> C Write	I <sup>2</sup> C Read
Device 0	0	0	0xD4	0xD5
Device 1	0	1	0xD6	0xD7
Device 2	1	0	0xD8	0xD9
Device 3	1	1	0xDA	0xDB

#### 9.5.2 I<sup>2</sup>C Bus Protocol

The device has a bidirectional serial-control interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports 100 kbps and 400 kbps data transfer rates for random and sequential write and read operations. The TAS6424L-Q1 device is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The I<sup>2</sup>C bus uses two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The device holds SDA LOW during the acknowledge-clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. The number of bytes that can be transmitted between start and stop conditions is unlimited. When the last word transfers, the master generates a stop condition to release the bus.





图 21. Typical I<sup>2</sup>C Sequence



Use the I<sup>2</sup>C ADDRx pins to program the device slave address. Read and write data can be transmitted using single-byte or multiple-byte data transfers.



ZHCSG71 - MARCH 2017 www.ti.com.cn

#### 9.5.3 Random Write

As shown in \$\mathbb{g}\$ 23, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the R/W bit. The R/W bit determines the direction of the data transfer. For a write data transfer, the R/W bit is a 0. After receiving the correct I<sup>2</sup>C device address and the R/W bit, the device responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




图 23. Random Write Transfer

#### 9.5.4 Sequential Write

A sequential data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master to the device as shown in \begin{align\*} 24. After receiving each data byte, the device responds with an acknowledge bit and the I<sup>2</sup>C subaddress is automatically incremented by one.




图 24. Sequential Write Transfer

#### 9.5.5 Random Read

As shown in 🛭 25, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the R/W bit. For the data-read transfer, both a write followed by a read occur. Initially, a write occurs to transfer the address byte or bytes of the internal memory address to be read. As a result, the R/W bit is a 0. After receiving the address and the R/W bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the address and the R/W bit again. This time the R/W bit is a 1, indicating a read transfer. After receiving the address and the R/W bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.




图 25. Random Read Transfer

# TEXAS INSTRUMENTS

#### 9.5.6 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the device to the master device as shown in 26. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup>C subaddress by one. After receiving the last data byte, the master device transmits a not-acknowledge bit followed by a stop condition to complete the transfer.




图 26. Sequential Read Transfer



# 9.6 Register Maps

# 表 9. I<sup>2</sup>C Address Register Definitions

Address	Туре	Register Description	Section
0x00	R/W	Mode control	Go
0x01	R/W	Miscellaneous control 1	Go
0x02	R/W	Miscellaneous control 2	Go
0x03	R/W	SAP control (serial audio-port control)	Go
0x04	R/W	Channel state control	Go
0x05	R/W	Channel 1 volume control	Go
0x06	R/W	Channel 2 volume control	Go
0x07	R/W	Channel 3 volume control	Go
0x08	R/W	Channel 4 volume control	Go
0x09	R/W	DC diagnostic control 1	Go
0x0A	R/W	DC diagnostic control 2	Go
0x0B	R/W	DC diagnostic control 3l	Go
0x0C	R	DC load diagnostic report 1 (channels 1 and 2)	Go
0x0D	R	DC load diagnostic report 2 (channels 3 and 4)	Go
0x0E	R	DC load diagnostic report 3-line output	Go
0x0F	R	Channel state reporting	Go
0x10	R	Channel faults (overcurrent, DC detection)	Go
0x11	R	Global faults 1	Go
0x12	R	Global faults 2	Go
0x13	R	Warnings	Go
0x14	R/W	Pin control	Go
0x15	R/W	AC load diagnostic control 1	Go
0x16	R/W	AC load diagnostic control 2	Go
0x17	R	AC load diagnostic report channel 1	Go
0x18	R	AC load diagnostic report channel 2	Go
0x19	R	AC load diagnostic report channels 3	Go
0x1A	R	AC load diagnostic report channels 4	Go
0x1B	R	AC load diagnostic phase report high	Go
0x1C	R	AC load diagnostic phase report low	Go
0x1D	R	AC load diagnostic STI report high	Go
0x1E	R	AC load diagnostic STI report low	Go
0x1F	R	RESERVED	
0x20	R	RESERVED	
0x21	R/W	Miscellaneous control 3	Go
0x22	R/W	Clip control	Go
0x23	R/W	Clip window	Go
0x24	R/W	Clip warning	Go
0x25	R/W	ILIMIT status	Go
0x26	R/W	Miscellaneous control 4	Go
0x27	R	RESERVED	
0x28	R/W	RESERVED	

ZHCSG71 – MARCH 2017 www.ti.com.cn



## 9.6.1 Mode Control Register (address = 0x00) [default = 0x00]

The Mode Control register is shown in 图 27 and described in 表 10.

## 图 27. Mode Control Register

7	6	5	4	3	2	1	0
RESET	RESERVED	PBTL CH34	PBTL CH12	CH1 LO MODE	CH2 LO MODE	CH3 LO MODE	CH4 LO MODE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## 表 10. Mode Control Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESET	R/W	0	0: Normal operation 1: Resets the device
6	RESERVED	R/W	0	RESERVED
5	PBTL CH34	R/W	0	0: Channels 3 and 4 are in BTL mode 1: Channels 3 and 4 are in parallel BTL mode
4	PBTL CH12	R/W	0	0: Channels 1 and 2 are in BTL mode 1: Channels 1 and 2 are in parallel BTL mode
3	CH1 LO MODE	R/W	0	0: Channel 1 is in normal/speaker mode 1: Channel 1 is in line output mode
2	CH2 LO MODE	R/W	0	0: Channel 2 is in normal/speaker mode 1: Channel 2 is in line output mode
1	CH3 LO MODE	R/W	0	0: Channel 3 is in normal/speaker mode 1: Channel 3 is in line output mode
0	CH4 LO MODE	R/W	0	0: Channel 4 is in normal/speaker mode 1: Channel 4 is in line output mode

## 9.6.2 Miscellaneous Control 1 Register (address = 0x01) [default = 0x32]

The Miscellaneous Control 1 register is shown in 图 28 and described in 表 11.

## 图 28. Miscellaneous Control 1 Register

7	6	5	4	3	2	1	0
HPF BYPASS	OTW CO	NTROL	OC CONTROL	VOLUM	ME RATE	GA	AIN
R/W-0	R/W-	-01	R/W-1	R/V	N-00	R/W-10	

## 表 11. Misc Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	HPF BYPASS	R/W	0	0: High pass filter eneabled 1: High pass filter disabled
6–5	OTW CONTROL	R/W	01	00: Global overtemperature warning set to 140°C  10: Global overtemperature warning set to 130C  10: Global overtemperature warning set to 120°C  11: Global overtemperature warning set to 110°C
4	OC CONTROL	R/W	1	0: Overcurrent is level 1  1: Overcurrent is level 2
3–2	VOLUME RATE	R/W	00	00: Volume update rate is 1 step / FSYNC 01: Volume update rate is 1 step / 2 FSYNCs 10: Volume update rate is 1 step / 4 FSYNCs 11: Volume update rate is 1 step / 8 FSYNCs



# 表 11. Misc Control 1 Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
1–0	GAIN	R/W	10	00: Gain level 1 = 7.6 V peak output voltage
				01: Gain Level 2 = 15 V peak output voltage
				10: Gain Level 3 = 21 V peak output voltage
				11: Gain Level 4 = 29 V peak output voltage

## 9.6.3 Miscellaneous Control 2 Register (address = 0x02) [default = 0x62]

The Miscellaneous Control 2 register is shown in 图 29 and described in 表 12.

## 图 29. Miscellaneous Control 2 Register

7	6	5	4	3	2	1	0
RESERVED		PWM FREQUENCY	Y	RESERVED	SDM_OSR	OUTPUT	PHASE
	R/W-110				R/W-0	R/W-	10

### 表 12. Misc Control 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED			0
6–4	PWM FREQUENCY	R/W	110	000: $8 \times f_S$ (352.8 kHz / 384 kHz) 001: $10 \times f_S$ (441 kHz / 480 kHz) 010: RESERVED 011: RESERVED 100: RESERVED 101: $38 \times f_S$ (1.68 MHz / 1.82 MHz) 110: $44 \times f_S$ (1.94 MHz / 2.11 MHz) 111: $48 \times f_S$ (2.12 MHz / not supported)
3	RESERVED		0	0
2	SDM_OSR	R/W	0	0: 64x OSR 1: 128x OSR
1–0	OUTPUT PHASE	R/W	10	<ul> <li>00: 0 degrees output-phase switching offset</li> <li>01: 30 degrees output-phase switching offset</li> <li>10: 45 degrees output-phase switching offset</li> <li>11: 60 degrees output-phase switching offset</li> </ul>

## 9.6.4 SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04]

The SAP Control (serial audio-port control) register is shown in 图 30 and described in 表 13.

## 图 30. SAP Control Register

7	6	5	4	3	2	1	0
INPUT SAMP	LING RATE	8 Ch TDM SLOT SELECT	TDM SLOT SIZE	TDM SLOT SELECT 2		INPUT FORMAT	
R/W	-00	R/W-0	R/W-0	R/W-0		R/W-100	

## 表 13. SAP Control Field Descriptions

Bit	Field	Туре	Reset	Description
7–6	INPUT SAMPLING RATE	R/W	00	00: 44.1 kHz
				01: 48 kHz
				10: 96 kHz
				11: RESERVED

## 表 13. SAP Control Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
5	8 Ch TDM SLOT SELECT	R/W	0	0: First four TDM slots
				1: Last four TDM slots
4	TDM SLOT SIZE	R/W	0	0: TDM slot size is 24-bit or 32-bit
				1: TDM slot size is 16-bit
3	TDM SLOT SELECT 2	R/W	0	0: Normal
				1: swap channel 1/2 with channel 3/4
2–0	INPUT FORMAT	R/W	100	000: 24-bit right justified
				001: 20-bit right justified
				010: 18-bit right justified
				011: 16-bit right justified
				100: I <sup>2</sup> S (16-bit or 24-bit)
				101: Left justified (16-bit or 24-bit)
				110: DSP mode (16-bit or 24-bit)
				111: RESERVED

## 9.6.5 Channel State Control Register (address = 0x04) [default = 0x55]

The Channel State Control register is shown in 图 31 and described in 表 14.

## 图 31. Channel State Control Register

7	6	5	4	3	2	1	0
CH1 STATE	CONTROL	CH2 STATE	CONTROL	CH3 STATE	CONTROL	CH4 STATE	CONTROL
R/V	V-01	R/W	-01	R/W	/-01	R/W	-01

## 表 14. Channel State Control Field Descriptions


Bit	Field	Туре	Reset	Description
7–6	CH1 STATE CONTROL	R/W	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics
5–4	CH2 STATE CONTROL	R/W	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics
3–2	CH3 STATE CONTROL	R/W	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics
1–0	CH4 STATE CONTROL	R/W	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics

ZHCSG71-MARCH 2017 www.ti.com.cn

## 9.6.6 Channel 1 Through 4 Volume Control Registers (address = 0x05-0x08) [default = 0xCF]

The Channel 1 Through 4 Volume Control registers are shown in 图 32 and described in 表 15.

### 图 32. Channel x Volume Control Register



## 表 15. Ch x Volume Control Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	CH x VOLUME	R/W	CF	8-Bit Volume Control for each channel, register address for Ch1 is 0x05, Ch2 is 0x06, Ch3 is 0x07 and Ch4 is 0x08, 0.5 dB/step: 0xFF: 24 dB
				0xCF: 0 dB
				0x07: -100 dB
				< 0x07: MUTE

### 9.6.7 DC Load Diagnostic Control 1 Register (address = 0x09) [default = 0x00]

The DC Diagnostic Control 1 register is shown in 图 33 and described in 表 16.

## 图 33. DC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
DC LDG ABORT	2x_RAMP	2x_SETTLE		RESERVED		LDG LO ENABLE	LDG BYPASS
R/W-0	R/W-0	R/W-0				R/W-0	R/W-0

#### 表 16. DC Load Diagnostics Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	DC LDG ABORT	R/W	0	0: Default state, clear after abort 1: Aborts the load diagnostics in progress
6	2x_RAMP	R/W	0	0: Normal ramp time 1: Double ramp time
5	2x_SETTLE	R/W	0	0: Normal Settle time 1: Double settling time
4–2	RESERVED		0	0
1	LDG LO ENABLE	R/W	0	C: Line output diagnostics are disabled     I: Line output diagnostics are enabled
0	LDG BYPASS	R/W	0	O: Automatic diagnostics when leaving Hi-Z and after channel fault  1: Diagnostics are not run automatically

## 9.6.8 DC Load Diagnostic Control 2 Register (address = 0x0A) [default = 0x11]

The DC Diagnostic Control 2 register is shown in 图 34 and described in 表 17.

## 图 34. DC Load Diagnostic Control 2 Register

7	6	5	4	3	2	1	0	
	CH1 DC	LDG SL		CH2 DC LDG SL				
	R/W-	0001			R/W-	0001		

ZHCSG71 – MARCH 2017 www.ti.com.cn

# Instruments

## 表 17. DC Load Diagnostics Control 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	CH1 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω
3–0	CH2 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω

## 9.6.9 DC Load Diagnostic Control 3 Register (address = 0x0B) [default = 0x11]

The DC Diagnostic Control 3 register is shown in 图 35 and described in 表 18.

## 图 35. DC Load Diagnostic Control 3 Register

7	6	5	4	3	2	1	0
	CH3 DC	LDG SL			CH4 DC	LDG SL	
	R/W-	-0001			R/W-	0001	

## 表 18. DC Load Diagnostics Control 3 Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	CH3 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold 0000: 0.5 $\Omega$ 0001: 1 $\Omega$ 0010: 1.5 $\Omega$ 1001: 5 $\Omega$
3–0	CH4 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold 0000: 0.5 $\Omega$ 0001: 1 $\Omega$ 0010: 1.5 $\Omega$ 1001: 5 $\Omega$

## 9.6.10 DC Load Diagnostic Report 1 Register (address = 0x0C) [default = 0x00]

DC Load Diagnostic Report 1 register is shown in 图 36 and described in 表 19.

## 图 36. DC Load Diagnostic Report 1 Register

7	6	5	4	3	2	1	0
CH1 S2G	CH1 S2P	CH1 OL	CH1 SL	CH2 S2G	CH2 S2P	CH2 OL	CH2 SL
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

#### 表 19. DC Load Diagnostics Report 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH1 S2G	R		0: No short-to-GND detected 1: Short-To-GND Detected



ZHCSG71-MARCH 2017 www.ti.com.cn

## 表 19. DC Load Diagnostics Report 1 Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
6	CH1 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
5	CH1 OL	R	0	0: No open load detected 1: Open load detected
4	CH1 SL	R	0	0: No shorted load detected 1: Shorted load detected
3	CH2 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected
2	CH2 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
1	CH2 OL	R	0	0: No open load detected 1: Open load detected
0	CH2 SL	R	0	0: No shorted load detected 1: Shorted load detected

## 9.6.11 DC Load Diagnostic Report 2 Register (address = 0x0D) [default = 0x00]

The DC Load Diagnostic Report 2 register is shown in 图 37 and described in 表 20.

## 图 37. DC Load Diagnostic Report 2 Register

7	6	5	4	3	2	1	0
CH3 S2G	CH3 S2P	CH3 OL	CH3 SL	CH4 S2G	CH4 S2P	CH4 OL	CH4 SL
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

## 表 20. DC Load Diagnostics Report 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH3 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected
6	CH3 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
5	CH3 OL	R	0	0: No open load detected 1: Open load detected
4	CH3 SL	R	0	0: No shorted load detected 1: Shorted load detected
3	CH4 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected
2	CH4 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
1	CH4 OL	R	0	0: No open load detected 1: Open load detected
0	CH4 SL	R	0	0: No shorted load detected 1: Shorted load detected

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## 9.6.12 DC Load Diagnostics Report 3 Line Output Register (address = 0x0E) [default = 0x00]

The DC Load Diagnostic Report, Line Output, register is shown in 图 38 and described in 表 21.

### 图 38. DC Load Diagnostics Report 3 Line Output Register



## 表 21. DC Load Diagnostics Report 3 Line Output Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	RESERVED			0
3	CH1 LO LDG	R	0	0: No line output detected on channel 1 1: Line output detected on channel 1
2	CH2 LO LDG	R	0	0: No line output detected on channel 2 1: Line output detected on channel 2
1	CH3 LO LDG	R	0	0: No line output detected on channel 3 1: Line output detected on channel 3
0	CH4 LO LDG	R	0	0: No line output detected on channel 4 1: Line output detected on channel 4

## 9.6.13 Channel State Reporting Register (address = 0x0F) [default = 0x55]

The Channel State Reporting register is shown in 图 39 and described in 表 22.

## 图 39. Channel State-Reporting Register

7	6	5	4	3	2	1	0	
CH1 ST	CH1 STATE REPORT		CH2 STATE REPORT		CH3 STATE REPORT		CH4 STATE REPORT	
R-01		R-01		R-01		R-01		

## 表 22. State-Reporting Field Descriptions

Bit	Field	Туре	Reset	Description	
7–6	CH1 STATE REPORT	R	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics	
5–4	CH2 STATE REPORT	R	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics	
3–2	CH3 STATE REPORT	R	01	00: PLAY  01: Hi-Z  10: MUTE  11: DC load diagnostics	
1–0	CH4 STATE REPORT	R	01	00: PLAY 01: Hi-Z 10: MUTE 11: DC load diagnostics	



www.ti.com.cn ZHCSG71-MARCH 2017

## 9.6.14 Channel Faults (Overcurrent, DC Detection) Register (address = 0x10) [default = 0x00]

The Channel Faults (overcurrent, DC detection) register is shown in 图 40 and described in 表 23.

### 图 40. Channel Faults Register

7	6	5	4	3	2	1	0
CH1 OC	CH2 OC	CH3 OC	CH4 OC	CH1 DC	CH2 DC	CH3 DC	CH4 DC
R-0							

#### 表 23. Channel Faults Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH1 OC	R	0	No overcurrent fault detected     Overcurrent fault detected
6	CH2 OC	R	0	No overcurrent fault detected     Overcurrent fault detected
5	СНЗ ОС	R	0	No overcurrent fault detected     Overcurrent fault detected
4	CH4 OC	R	0	No overcurrent fault detected     Overcurrent fault detected
3	CH1 DC	R	0	0: No DC fault detected 1: DC fault detected
2	CH2 DC	R	0	0: No DC fault detected 1: DC fault detected
1	CH3 DC	R	0	0: No DC fault detected 1: DC fault detected
0	CH4 DC	R	0	0: No DC fault detected 1: DC fault detected

## 9.6.15 Global Faults 1 Register (address = 0x11) [default = 0x00]

The Global Faults 1 register is shown in 图 41 and described in 表 24.

### 图 41. Global Faults 1 Register

7	6	5	4	3	2	1	0
	RESERVED		INVALID CLOCK	PVDD OV	VBAT OV	PVDD UV	VBAT UV
			R-0	R-0	R-0	R-0	R-0

### 表 24. Global Faults 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7–5	RESERVED		0	0
4	INVALID CLOCK	R	0	0: No clock fault detected 1: Clock fault detected
3	PVDD OV	R	0	O: No PVDD overvoltage fault detected  1: PVDD overvoltage fault detected
2	VBAT OV	R	0	O: No VBAT overvoltage fault detected  1: VBAT overvoltage fault detected
1	PVDD UV	R	0	O: No PVDD undervoltage fault detected  1: PVDD undervoltage fault detected

ZHCSG71 – MARCH 2017 www.ti.com.cn

### 表 24. Global Faults 1 Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
0	VBAT UV	R	0	0: No VBAT undervoltage fault detected
				1: VBAT undervoltage fault detected

## 9.6.16 Global Faults 2 Register (address = 0x12) [default = 0x00]

The Global Faults 2 register is shown in 图 42 and described in 表 25.

## 图 42. Global Faults 2 Register

7	6	5	4	3	2	1	0
	RESERVED		OTSD	CH1 OTSD	CH2 OTSD	CH3 OTSD	CH4 OTSD
			R-0	R-0	R-0	R-0	R-0

### 表 25. Global Faults 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7–5	RESERVED			0
4	OTSD	R	0	No global overtemperature shutdown     Global overtemperature shutdown
3	CH1 OTSD	R	0	0: No overtemperature shutdown on Ch1 1: Overtemperature shutdown on Ch1
2	CH2 OTSD	R	0	0: No overtemperature shutdown on Ch2 1: Overtemperature shutdown on Ch2
1	CH3 OTSD	R	0	0: No overtemperature shutdown on Ch3 1: Overtemperature shutdown on Ch3
0	CH4 OTSD	R	0	0: No overtemperature shutdown on Ch4 1: Overtemperature shutdown on Ch4

### 9.6.17 Warnings Register (address = 0x13) [default = 0x20]

The Warnings register is shown in 图 43 and described in 表 26.

## 图 43. Warnings Register

7	6	5	4	3	2	1	0
RESE	RVED	VDD POR	OTW	OTW CH1	OTW CH2	OTW CH3	OTW CH4
		R-0	R-0	R-0	R-0	R-0	R-0

## 表 26. Warnings Field Descriptions

Bit	Field	Туре	Reset	Description
7 -6	RESERVED		00	0
5	VDD POR	R	0	0: No VDD POR has occurred  1 VDD POR occurred
4	отw	R	0	No global overtemperature warning     Global overtemperature warning
3	OTW CH1	R	0	No overtemperature warning on channel 1     Overtemperature warning on channel 1
2	OTW CH2	R	0	No overtemperature warning on channel 2     Overtemperature warning on channel 2



# 表 26. Warnings Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
1	OTW CH3	R	0	0: No overtemperature warning on channel 3
				1: Overtemperature warning on channel 4
0	OTW CH4	R	0	0: No overtemperature warning on channel 4
				1: Overtemperature warning on channel 4

### 9.6.18 Pin Control Register (address = 0x14) [default = 0x00]

The Pin Control register is shown in 图 44 and described in 表 27.

## 图 44. Pin Control Register

7	6	5	4	3	2	1	0
MASK OC	MASK OTSD	MASK UV	MASK OV	MASK DC	MASK ILIMIT	MASK CLIP	MASK OTW
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

### 表 27. Pin Control Field Descriptions

Bit	Field	Туре	Reset	Description
7	MASK OC	R/W	0	0: Report overcurrent faults on the FAULT pin 1: Do not report overcurrent faults on the FAULT Pin
6	MASK OTSD	R/W	0	0: Report overtemperature faults on the FAULT pin 1: Do not report overtemperature faults on the FAULT pin
5	MASK UV	R/W	0	Report undervoltage faults on the FAULT pin     Do not report undervoltage faults on the FAULT pin
4	MASK OV	R/W	0	Report overvoltage faults on the FAULT pin     Do not report overvoltage faults on the FAULT pin
3	MASK DC	R/W	0	0: Report DC faults on the FAULT pin 1: Do not report DC faults on the FAULT pin
2	MASK ILIMIT	R/W	0	Report Ilimit on the FAULT pin     Do not report Ilimit on the FAULT pin
1	MASK CLIP	R/W	0	0: Report clipping on the WARN pin 1: Do not report clipping on the WARN pin
0	MASK OTW	R/W	0	0: Report overtemperature warnings on the WARN pin  1: Do not report overtemperature warnings on the WARN pin

## 9.6.19 AC Load Diagnostic Control 1 Register (address = 0x15) [default = 0x00]

The AC Load Diagnostic Control 1 register is shown in 图 45 and described in 表 28.

## 图 45. AC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
CH1 GAIN	RESERVED	CH3 GAIN	RESERVED	CH1 ENABLE	CH2 ENABLE	CH3 ENABLE	CH4 ENABLE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 28. AC Load Diagnostic Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH1, CH2, PBTL12: GAIN	R/W	0	0: Gain 1
				1: Gain 4
6	RESERVED	R/W	0	0

### 表 28. AC Load Diagnostic Control 1 Field Descriptions (接下页)

Bit	Field	Туре	Reset	Description
5	CH3, CH4, PBTL34: GAIN	R/W	0	0: Gain 1
				1: Gain 4
4	RESERVED	R/W	0	0
3	CH1 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
2	CH2 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
1	CH3 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
0	CH4 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics

### 9.6.20 AC Load Diagnostic Control 2 Register (address = 0x16) [default = 0x00]

The AC Load Diagnostic Control 2 register is shown in 图 46 and described in 表 29.

## 图 46. AC Load Diagnostic Control 2 Register

7	6 5		4	3	2	1	0
AC_DIAGS_LO OPBACK	O RESERVED		AC TIMING	AC CU	IRRENT	RESE	RVED
R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 29. AC Load Diagnostic Control 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	AC_DIAGS_LOOPBACK	R/W	0	0: disable AC Diag loopback
				1: Enable AC Diag loopback
6-5	RESERVED	R/W	00	00
4	AC TIMING	R/W	0	0: 32 Cycles
				1: 64 Cycles
3-2	AC CURRENT	R/W	00	00: 10mA
				01: 19 mA
				10: RESERVED
				11: RESERVED
1-0	RESERVED	R/W	00	00

# 9.6.21 AC Load Diagnostic Impedance Report Ch1 through CH4 Registers (address = 0x17–0x1A) [default = 0x00]

The AC Load Diagnostic Report Ch1 through CH4 registers are shown in 图 47 and described in 表 30.

## 图 47. AC Load Diagnostic Impedance Report Chx Register

7	6	5	4	3	2	1	0					
	CHx IMPEDANCE											
			R-00									




表 30. Chx AC LDG Impedance Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	CH x IMPEDANCE	R	00	8-bit AC-load diagnostic report for each channel with a step size of 0.2496 $\Omega$ /bit (control by register 0x15 and register 0x16)
				0x00: 0 Ω
				0x01: 0.2496 Ω
				0xFF: 63.65 O

## 9.6.22 AC Load Diagnostic Phase Report High Register (address = 0x1B) [default = 0x00]

The AC Load Diagnostic Phase High value registers are shown in 图 48 and described in 表 31.

### 图 48. AC Load Diagnostic (LDG) Phase High Report Register




### 表 31. AC LDG Phase High Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	AC Phase High	R	00	Bit 15:8

#### 9.6.23 AC Load Diagnostic Phase Report Low Register (address = 0x1C) [default = 0x00]

The AC Load Diagnostic Phase Low value registers are shown in 图 49 and described in 表 32.

#### 图 49. AC Load Diagnostic (LDG) Phase Low Report Register




#### 表 32. AC LDG Phase Low Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	AC Phase Low	R	00	Bit 7:0

#### 9.6.24 AC Load Diagnostic STI Report High Register (address = 0x1D) [default = 0x00]

The AC Load Diagnostic STI High value registers are shown in 图 50 and described in 表 33.

#### 图 50. AC Load Diagnostic (LDG) STI High Report Register



## 表 33. AC LDG STI High Report Field Descriptions


Bit	Field	Туре	Reset	Description
7–0	AC STI High	R	00	Bit 15:8

ZHCSG71 – MARCH 2017 www.ti.com.cn

#### 9.6.25 AC Load Diagnostic STI Report Low Register (address = 0x1E) [default = 0x00]

The AC Load Diagnostic STI Low value registers are shown in 图 51 and described in 表 34.

#### 图 51. AC Load Diagnostic (LDG) STI Low Report Register



#### 表 34. Chx AC LDG STI Low Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	AC STI Low	R	00	Bit 7:0

### 9.6.26 Miscellaneous Control 3 Register (address = 0x21) [default = 0x00]

The Miscellaneous Control 3 register is shown in 图 52 and described in 表 35.

### 图 52. Miscellaneous Control 3 Register

7	6	5	4	3	2	1	0
CLEAR FAULT	PBTL_CH_SEL	MASK ILIMIT WARNING	RESERVED	OTSD AUTO RECOVERY		RESERVED	
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0			

#### 表 35. Misc Control 3 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CLEAR FAULT	R/W	0	0: Normal operation 1: Clear fault
6	PBTL_CH_SEL	R/W	0	0: PBTL normal signal source 1: PBTL flip signal source
5	MASK ILIMIT WARNING	R/W	0	0: Report ILIMIT on the WARN pin 1: Do not report ILIMIT on the WARN pin
4	RESERVED	R/W	0	
3	OTSD AUTO RECOVERY	R/W	0	0: OTSD is latched 0: OTSD is autorecovery
2–0	RESERVED		0	0

## 9.6.27 Clip Control Register (address = 0x22) [default = 0x01]

The Clip Detect register is shown in 图 53 and described in 表 36.

#### 图 53. Clip Control Register



## 表 36. Clip Control Field Descriptions


Bit	Field	Туре	Reset	Description
7-1	RESERVED			0
0	CLIPDET_EN	R/W	1	0: Clip detect disable 1: Clip Detect Enable



## 9.6.28 Clip Window Register (address = 0x23) [default = 0x14]

The Clip Window register is shown in 图 54 and described in 表 37.

## 图 54. Clip Window Register




### 表 37. Clip Window Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CLIP_WINDOW_SEL[7:1]	R/W	00010100	00000000
				00000001
				00000010
				00000011
				00000100
				00000101
				00000110
				00000111
				00001000
				00001001
				00001010
				00001110
				00010100

## 9.6.29 Clip Warning Register (address = 0x24) [default = 0x00]

The Clip Window register is shown in 图 55 and described in 表 38.

### 图 55. Clip Warning Register



## 表 38. Clip Warning Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED		0	RESERVED
3	CH4_CLIP	R	0	0: No Clip Detect 1: Clip Detect
2	CH3_CLIP	R	0	0: No Clip Detect 1: Clip Detect
1	CH2_CLIP	R	0	0: No Clip Detect 1: Clip Detect
0	CH1_CLIP	R	0	0: No Clip Detect 1: Clip Detect

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## 9.6.30 ILIMIT Status Register (address = 0x25) [default = 0x00]

The ILIMIT Status register is shown in 图 56 and described in 表 39.

## 图 56. ILIMIT Status Register

7	6	5	4	3	2	1	0
RESERVED				CH4_ILIMIT_W	CH3_ILIMIT_W		
				ARN	ARN	ARN	ARN
				R-0	R-0	R-0	R-0


#### 表 39. ILIMIT Status Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED		0	RESERVED
6	RESERVED		0	RESERVED
5	RESERVED		0	RESERVED
4	RESERVED		0	RESERVED
3	CH4_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
2	CH3_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
1	CH2_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
0	CH1_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning

## 9.6.31 Miscellaneous Control 4 Register (address = 0x26) [default = 0x40]

The Miscellaneous Control 4 register is shown in 图 57 and described in 表 40.

### 图 57. Miscellaneous Control 4 Register



### 表 40. Misc Control 4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	01000	01000: DEFAULT
2-0	HPF_CORNER[2:0]	R/W	000	000: 3.7 Hz
				001: 7.4 Hz
				010: 15 Hz
				011: 30 Hz
				100: 59 Hz
				101: 118 Hz
				110: 235 Hz
				111: 463 Hz



ZHCSG71-MARCH 2017 www.ti.com.cn

## 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The TAS6424L-Q1 is a four-channel class-D digital-input audio-amplifier design for use in automotive head units and external amplifier modules. The TAS6424L-Q1 incorporates the necessary functionality to perform in demanding OEM applications.

#### 10.1.1 AM-Radio Band Avoidance

AM-radio frequency interference can be avoided by setting the switching frequency of the device above the AM band. The switching frequency options available are 38 f<sub>s</sub>, 44 f<sub>s</sub>, and 48 f<sub>s</sub>. If the switch frequency cannot be set above the AM band, then use the two options of 8 fs and 10 fs. These options should be changed to avoid AM active channels.

## 10.1.2 Parallel BTL Operation (PBTL)

The device can drive more current-paralleling BTL channels on the load side of the LC output filter. For parallel operation, the parallel BTL mode, PBTL, must be used and the paralleled channels must have the same state in the state control register. If the two states are not aligned the device reports a fault condition.

To set the requested channels to PBTL mode the device must be in standby mode for the commands to take effect.

A load diagnostic is supported for PBTL channels. Paralleling on the device side of the LC output filter is not supported.

#### 10.1.3 Demodulation Filter Design

The amplifier outputs are driven by high-current LDMOS transistors in an H-bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. An LC demodulation filter is used to recover the audio signal. The filter attenuates the high-frequency components of the output signals that are out of the audio band. The design of the demodulation filter significantly affects the audio performance of the power amplifier. Therefore, to meet the system THD+N requirements, the selection of the inductors used in the output filter should be carefully considered.

## 10.1.4 Line Driver Applications

In many automotive audio applications, the same head unit must drive either a speaker (with several ohms of impedance) or an external amplifier input (with several kiloohms of impedance). The design is capable of supporting both applications and has special line-drive gain and diagnostics. Coupled with the high switching frequency, the device is well suited for this type of application. Set the desired channel in line driver mode through  $I^2$ C register 0x00, the externally connected amplifier must have a differential impedance from 600  $\Omega$  to 4.7 kΩ for the DC line diagnostic to detect the connected external amplifier. 🛚 58 shows the recommended external amplifier input configuration.

# Application Information (接下页)




图 58. External Amplifier Input Configuration for Line Driver

## 10.2 Typical Applications

## 10.2.1 BTL Application

图 59 shows the schematic of a typical 4-channel solution for a head-unit application.

# Typical Applications (接下页)




图 59. TAS6424L-Q1 Typical 4-Channel BTL Application Schematic

## Typical Applications (接下页)

### 10.2.1.1 Design Requirements

Use the following requirements for this design:

- This head-unit example is focused on the smallest solution size for 4 x 25 W output power into 4 Ω with a battery supply of 14.4 V.
- The switching frequency is set above the AM-band with 44 times the input sample rate of 48 kHz which results in a frequency of 2.11 MHz.
- The selection of a 2.11 MHz switch frequency enables the use of a small output inductor value of 3.3 μH which leads to a very small solution size.

#### 10.2.1.2 Communication

All communications to the TAS6424L-Q1 are through the I<sup>2</sup>C protocol. A system controller can communicate with the device through the SDA pins and SCL pins. The TAS6424L-Q1 is an I<sup>2</sup>C slave device and requires a master. The device cannot generate an I<sup>2</sup>C clock or initiate a transaction. The maximum clock speed accepted by the device is 400 kHz. If multiple TAS6424L-Q1 devices are on the same I<sup>2</sup>C bus, the I<sup>2</sup>C address must be different for each device. Up to four TAS6424L-Q1 devices can be on the same I<sup>2</sup>C bus.

The I<sup>2</sup>C bus is shared internally.

注

Complete any internal operations, such as load diagnostics, before reading the registers for the results.

#### 10.2.1.3 Detailed Design Procedure

#### 10.2.1.3.1 Hardware Design

Use the following procedure for the hardware design:

- Determine the input format. The input format can be either I<sup>2</sup>S or TDM mode. The mode determines the correct pin connections and the I<sup>2</sup>C register settings.
- Determine the power output that is required into the load. The power requirement determines the required power-supply voltage and current. The output reconstruction-filter components that are required are also driven by the output power.
- With the requirements, adjust the typical application schematic in \( \begin{align\*} \begin{align\*} 59 & for the input connections. \end{align\*} \)



ZHCSG71-MARCH 2017 www.ti.com.cn

## Typical Applications (接下页)

#### 10.2.1.3.2 Digital Input and the Serial Audio Port

The TAS6424L-Q1 device supports four different digital input formats which are: 12S. Right Justified. Left Justified, and TDM mode. Depending on the format, the device can support 16, 18, 20, 24, and 32 bit data. The supported frequencies are 96 kHz, 48 kHz, and 44.1 kHz. Please see 表 13 for the I<sup>2</sup>C register, SAP Control, for the complete matrix to set up the serial audio port.

注

Bits 3, 4, and 5 in this register are ignored in all input formats except for TDM. Setting up all the control registers to the system requirements should be done before the device is placed in Mute mode or Play mode. After the registers are setup, use bit 7 in register 0x21 to clear any faults. Then read the fault registers to make sure no faults are present. When no faults are present, use register 0x04 to place the device properly into play mode.

#### 10.2.1.3.3 Bootstrap Capacitors


The bootstrap capacitors provide the gate-drive voltage of the upper N-channel FET. These capacitors must be sized appropriately for the system specification. A special condition can occur where the bootstrap may sag if the capacitor is not sized accordingly. The special condition is just below clipping where the PWM is slightly less than 100% duty cycle with sustained low-frequency signals. Changing the bootstrap capacitor value to 2.2 µF for driving subwoofers that require frequencies below 30 Hz may be necessary.

#### 10.2.1.3.4 Output Reconstruction Filter

The output FETs drive the amplifier outputs in an H-Bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. The amplifier outputs require a reconstruction filter that comprises a series inductor and a capacitor to ground on each output, generally called an LC filter. The LC filter attenuates the PWM frequency and reduces electromagnetic emissions, allowing the reconstructed audio signal to pass to the speakers. refer to the Class-D LC Filter Design, (SLOA119) for a detailed description of proper component description and design of the LC filter based upon the specified load and frequency response. The recommended low-pass cutoff frequency of the LC filter is dependent on the selected switching frequency. The low-pass cutoff frequency can be as high as 100 kHz for a PWM frequency of 2.1 MHz. At a PWM frequency of 384 kHz the low-pass cutoff frequency should be less than 40 kHz. Certain specifications must be understood for a proper inductor. The inductance value is given at zero current, but the TAS6424L-Q1 device will have current. Use the inductance versus current curve for the inductor to make sure the inductance does not drop below 1  $\mu$ H (for f<sub>SW</sub> = 2.1 MHz) at the maximum current provided by the system design. The DCR of the inductor directly affects the output power of the system design. The lower the DCR, the more power is provided to the speakers. The typical inductor DCR for a 4  $\Omega$  system is 40 to 50 m $\Omega$  and for a 2  $\Omega$  system is 20 to 25 m $\Omega$ .

## Typical Applications (接下页)

#### 10.2.1.4 Application Curves



## 10.2.2 PBTL Application

 $\boxtimes$  62 shows a schematic of a typical 2-channel solution for a head unit or external amplifier application where high power into 2  $\Omega$  is required.

To operate in PBTL mode the output stage must be paralleled according to the schematic in 8 62. The device can operate in a mix of PBTL and BTL mode. This application can be set up for 3-channels, with one channel in PBTL mode and two channels in BTL mode. The device does not support a parallel configuration of all four channels for a one channel amplifier.



## Typical Applications (接下页)




图 62. TAS6424L-Q1 Typical 2-Channel PBTL Application Schematic

ZHCSG71 – MARCH 2017 www.ti.com.cn

# TEXAS INSTRUMENTS

## Typical Applications (接下页)

#### 10.2.2.1 Design Requirements


Use the following requirements for this design:

- This head-unit example is focused on the smallest solution size for 2 times 50 W output power into 2  $\Omega$  with a battery supply of 14.4 V
- The switching frequency is set above the AM-band with 44 times the input sample rate of 48 kHz which
  results in a frequency of 2.11 MHz.
- The selection of a 2.11 MHz switch frequency enables the use of a small output inductor value of 3.3 μH which leads to a very small solution size.

#### 10.2.2.1.1 Detailed Design Procedure

As a starting point, refer to the *Detailed Design Procedure* section for the BTL application. PBTL mode requires schematic changes in the output stage as shown in 图 62. The other required changes include setting up the I<sup>2</sup>C registers correctly (see 表 13) and selecting which frame or channel to use on each output. Bit 6 in register 0x21 controls the frame selection.

#### 10.2.2.2 Application Curves



### 11 Power Supply Recommendations

The TAS6424L-Q1 requires three power supplies. The PVDD supply is the high-current supply in the recommended supply range. The VBAT supply is lower current supply that must be in the recommended supply range. The PVDD and VBAT pins can be connected to the same supply if the recommended supply range for VBAT is maintained. The VDD supply is the 3.3 Vdc logic supply and must be maintained in the tolerance as shown in the *Recommended Operating Conditions* table.

## 12 Layout

#### 12.1 Layout Guidelines

The pinout of the TAS6424L-Q1 was selected to provide flowthrough layout with all high-power connections on the right side, and all low-power signals and supply decoupling on the left side.

⊠ 65 shows the area for the components in the application example (see the *Typical Applications* section).

The TAS6424L-Q1 EVM uses a four-layer PCB. The copper thickness was selected as 70  $\mu$ m to optimize power loss.



ZHCSG71-MARCH 2017 www.ti.com.cn

## Layout Guidelines (接下页)

The small value of the output filter provides a small size and, in this case, the low height of the inductor enables double-sided mounting.

The EVM PCB shown in ₹ 65 is the basis for the layout guidelines.

#### 12.1.1 Electrical Connection of Thermal pad and Heat Sink

For the DKQ package, the heat sink connected to the thermal pad of the device should be connected to GND. The heat slug must not be connected to any other electrical node.

#### 12.1.2 EMI Considerations

Automotive-level EMI performance depends on both careful integrated circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) was a major consideration in all aspects of the design. The design has minimal parasitic inductances because of the short leads on the package which reduces the EMI that results from current passing from the die to the system PCB. Each channel also operates at a different phase. The design also incorporates circuitry that optimizes output transitions that cause EMI.

For optimizing the EMI a solid ground layer plane is recommended, for a PCB design the fulfills the CISPR25 level 5 requirements, see the TAS6424L-Q1 EVM lavout.

#### 12.1.3 General Guidelines

The EVM layout is optimized for low noise and EMC performance.

The TAS6424L-Q1 has an exposed thermal pad that is up, away from the PCB. The layout must consider an external heat sink.

Refer to **8** 65 for the following guidelines:

- A ground plane, A, on the same side as the device pins helps reduce EMI by providing a very-low loop impedance for the high-frequency switching current.
- The decoupling capacitors on PVDD, B, are very close to the device with the ground return close to the ground pins.
- The ground connections for the capacitors in the LC filter, C, have a direct path back to the device and also the ground return for each channel is the shared. This direct path allows for improved common mode EMI rejection.
- The traces from the output pins to the inductors, D, should have the shortest trace possible to allow for the smallest loop of large switching currents.
- Heat-sink mounting screws. E. should be close to the device to keep the loop short from the package to ground.
- Many vias, F, stitching together the ground planes can create a shield to isolate the amplifier and power supply.

# TEXAS INSTRUMENTS

#### 12.2 Layout Example




图 65. EVM Lavout

### 12.3 Thermal Considerations

The thermally enhanced PowerPAD package has an exposed pad up for connection to a heat sink. The output power of any amplifier is determined by the thermal performance of the amplifier as well as limitations placed on it by the system, such as the ambient operating temperature. The heat sink absorbs heat from the TAS6424L-Q1 and transfers it to the air. With proper thermal management this process can reach equilibrium and heat can be continually transferred from the device. Heat sinks can be smaller than that of classic linear amplifier design because of the excellent efficiency of class-D amplifiers. This device is intended for use with a heat sink, therefore,  $R_{\theta JC}$  will be used as the thermal resistance from junction to the exposed metal package. This resistance will dominate the thermal management, so other thermal transfers will not be considered. The thermal resistance of  $R_{\theta JA}$  (junction to ambient) is required to determine the full thermal solution. The thermal resistance is comprised of the following components:

- R<sub>θJC</sub> of the TAS6424L-Q1
- · Thermal resistance of the thermal interface material
- Thermal resistance of the heat sink

The thermal resistance of the thermal interface material can be determined from the manufacturer's value for the area thermal resistance (expressed in °Cmm²/W) and the area of the exposed metal package. For example, a typical, white, thermal grease with a 0.0254 mm (0.001 inch) thick layer is approximately 4.52°C mm²/W. The TAS6424L-Q1 in the DKQ package has an exposed area of 47.6 mm². By dividing the area thermal resistance by the exposed metal area determines the thermal resistance for the thermal grease. The thermal resistance of the thermal grease is 0.094°C/W

表 41 lists the modeling parameters for one device on a heat sink. The junction temperature is assumed to be 115°C while delivering and average power of 10 watts per channel into a 4  $\Omega$  load. The thermal-grease example previously described is used for the thermal interface material. Use 公式 1 to design the thermal system.



## Thermal Considerations (接下页)

 $R_{\theta JA} = R_{\theta JC}$  + thermal interface resistance + heat sink resistance

(1)

#### 表 41. Thermal Modeling

Description	Value
Ambient Temperature	25°C
Average Power to load	40W (4x 10w)
Power dissipation	8W (4x 2w)
Junction Temperature	115°C
$\Delta T$ inside package	5.6°C (0.7°C/W × 8W)
$\Delta T$ through thermal interface material	0.75°C (0.094°C/W × 8W)
Required heat sink thermal resistance	10.45°C/W ([115°C - 25°C - 5.6°C - 0.75°C] / 8W)
System thermal resistance to ambient $R_{\theta JA}$	11.24°C/W

## 13 器件和文档支持

#### 13.1 文档支持

#### 13.1.1 相关文档

请参阅如下相关文档:

- 《PurePath™ Console 3 用户手册》(文献编号: SLOU408)
- 《TAS6424-Q1 EVM 用户指南》(文献编号: SLOU453)

#### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

## 13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区。*此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**E2E** 音频放大器论坛 **TI** 的音频放大器工程师对工程师 (**E2E**) 社区此社区的创建目的在于促进工程师之间的协作。 用户可进行实时问答。

#### 13.4 商标

PowerPAD, 《PurePath, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





ZHCSG71 - MARCH 2017 www.ti.com.cn

# 14 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS6424LQDKQRQ1	ACTIVE	HSSOP	DKQ	56	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TAS 6424L	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211915-3/B



## PowerPAD™ HSSOP - 2.475 mm max height

PLASTIC SMALL OUTLINE




#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. The exposed thermal pad is designed to be attached to an external heatsink.
- 6. For clamped heatsink design, refer to overall package height above the seating plane as 2.325 +/- 0.075 and molded body thickness dimension.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)



<sup>10.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>11.</sup> Board assembly site may have different recommendations for stencil design.

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司