



FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Digital Output: SPI-Compatible Interface
- Resolution: 12-Bit + Sign, 0.0625°C
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Accuracy: ±1.5°C from -25°C to 85°C (max)
- Low Quiescent Current: 50 μA (max)
- Wide Supply Range: 2.7 V to 5.5 V
- Tiny SOT23-6 Package
- Operation to 150°C

APPLICATIONS

- Power-Supply Temperature Monitoring
- Computer Peripheral Thermal Protection
- Notebook Computers
- Battery Management
- Environmental Monitoring

DESCRIPTION

The TMP121 and TMP123 are SPI-compatible temperature sensors available in the tiny SOT23-6 package. Requiring no external components, the TMP121 and TMP123 are capable of measuring temperatures within 2°C of accuracy over a temperature range of –40°C to 125°C. Low supply current and a supply range from 2.7 V to 5.5 V make the TMP121 and TMP123 excellent candidates for low-power applications.

1.5°C ACCURATE DIGITAL TEMPERATURE SENSOR WITH SPI™ INTERFACE


The TMP121 and TMP123 are ideal for extended thermal measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Texas Instruments.







NC = No Connection(1)

NC = No Connection(1)

(1) Pins Labeled NC should be left floating or connected to GND.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

T _A	PACKAGE-LEAD	ORDERABLE PART NUMBER	PACKAGE MARKING
–40°C to 125°C	COT22 6 (DDV) Dool of 2000	TMP121AQDBVREP	121E
-40°C to 125°C	SOT23-6 (DBV) Reel of 3000	TMP123AQDBVREP ⁽¹⁾	123E

(1) Product Preview

ABSOLUTE MAXIMUM RATINGS(1)

		UNIT
V+	Power supply	7 V
	Input voltage (2)	–0.3 V to 7 V
	Input current	10 mA
	Operating temperature range	-55°C to 150°C
	Storage temperature range	-60°C to 150°C
T _J max	Junction temperature	150°C
	Lead temperature (soldering)	300°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

⁽²⁾ Input voltage rating applies to all TMP121 and TMP123 input voltages.




ELECTRICAL CHARACTERISTICS

At $T_A = -40$ °C to 125 °C and V+ = 2.7 V to 5.5 V, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPER	RATURE INPUT	,			,	
	Range		-40		125	°C
		-25°C to 85°C		±0.5	±1.5	
	Accuracy (temperature error)	-40°C to 125°C		±1	±2	°C
		-40°C to 150°C		±1.5		
	Accuracy vs Supply			0.1		°C/V
	Resolution			±0.0625		°C
DIGITAL	. INPUT/OUTPUT	'				
V _{IH}	Lancet Landa Lancela		0.7(V+)			
V _{IL}	Input logic levels				0.3(V+)	V
I _{IN}	Input current, SO, SCK, CS	0 V ≤ V _{IN} ≤ V+			±1	μΑ
V _{OL} SO		I _{SINK} = 3 mA			0.4	.,
V _{OH} SO	Output logic levels	I _{SOURCE} = 2 mA	(V+)-0.4			V
	Resolution			12		Bits
	Input capacitance, SO, SCK, CS			2.5		pF
	Conversion time	12-Bit		240	320	ms
	Conversion period ⁽¹⁾	12-Blt		480	640	ms
POWER	SUPPLY	'				
	Operating range		2.7		5.5	V
IQ	Quiescent current	Serial bus inactive		35	50	μΑ
I _{SD}	Shutdown current (TPM121)	Serial bus inactive		0.1	1	μΑ
I _{SD}	Shutdown current (TMP123)	Serial bus inactive		0.1	3	μΑ
	RATURE RANGE	<u>'</u>				
	Specified range		-40		125	°C
	Operating range		-55		150	°C
	Storage range		-60		150	°C
θ_{JA}	Thermal resistance	SOT23-6 surface-mount		200		°C/W

(1) Period indicates time between conversion starts.

PIN CONFIGURATIONS



- (1) Pin 1 of the SOT23-6 package is determined by orienting the package marking as shown.
- (2) Pins labeled NC should be left floating or connected to GND.



TYPICAL CHARACTERISTICS

At $T_{\Delta} = 25^{\circ}$ C and V+ = 5 V, unless otherwise noted.




Figure 1.




Figure 3.




Figure 2.




Figure 4.




APPLICATION INFORMATION

The TMP121 and TMP123 are 12-bit plus sign read-only digital temperature sensors optimal for thermal management and thermal protection applications. The TMP121 and the TMP123 communicate through a serial interface that is SPI-compatible. Temperature is converted to a 12-bit plus sign data word with 0.0625°C resolution. The TMP121 and TMP123 are specified for a temperature range of –40°C to 125°C, with operation extending from –55°C to 150°C.

The TMP121 and TMP123 are optimal for low power applications, with a 0.5 s conversion period for reduced power consumption. The TMP121 and TMP123 are specified for a supply voltage range of 2.7 V to 5.5 V, and also feature a hardware shutdown to provide additional power savings.

The TMP121 and TMP123 require no external components for operation, though a 0.1-μF supply bypass capacitor is recommended. Figure 5 shows typical connections for the TMP121 and TMP123.



NOTE: Pins labeled NC should be left floating or connected to GND.

Figure 5. Typical Connections of the TMP121 and TMP123

The sensing device of both the TMP121 and TMP123 is the chip itself; the die flag of the lead frame is thermally connected to pin 2 of the TMP121 and of the TMP123. Thermal paths run through the package leads as well as the plastic package, and the lower thermal resistance of metal causes the leads to provide the primary thermal path. The GND pin (pin 2) of the TMP121 and the NC pin (pin 2) of the TMP123 are thermally connected to the metal lead frame and are the best choice for thermal input.

To maintain accuracy in applications requiring air or surface temperature measurement, care should be taken to isolate the package and leads from ambient air temperature.



APPLICATION INFORMATION (continued)

TEMPERATURE REGISTER

The temperature register of the TMP121 and TMP123 is a 16 bit, signed read-only register that stores the output of the most recent conversion. Up to 16 bits can be read to obtain data and are described in Table 1. The first 13 bits are used to indicate temperature with bits D2 = 0 and D1, D0 in a high impedance state. Data format for temperature is summarized in Table 2. Following power-up or reset, the temperature register reads 0°C until the first conversion is complete.

Table 1. Temperature Register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
T12	T11	T10	T9	T8	T7	T6	T5	T4	T3	T2	T1	T0	0	Z	Z

Table 2. Temperature Data Format

TEMPERATURE (°C)	DIGITAL OUTPUT ⁽¹⁾ (BINARY)	HEX
150	0100 1011 0000 0000	4B00
125	0011 1110 1000 0000	3E80
25	0000 1100 1000 0000	0C80
0.0625	0000 0000 0000 1000	8000
0	0000 0000 0000 0000	0000
-0.0625	1111 1111 1111 1000	FFF8
-25	1111 0011 1000 0000	F380
-55	1110 0100 1000 0000	E480

(1) The last two bits are high impedance and are shown as 00 in the table.

COMMUNICATING WITH THE TMP121

The TMP121 and TMP123 continuously convert temperatures to digital data while \overline{CS} is high. \overline{CS} must be high for a minimum of one conversion time (320 ms max) to update the temperature data. Reading temperature data from the TMP121 and TMP123 is initiated by pulling \overline{CS} low, which causes any conversion in progress to terminate, and places the device into analog shutdown. Quiescent current is reduced to 1 μ A during analog shutdown. Once \overline{CS} is pulled low, temperature data from the last completed conversion prior to dropping \overline{CS} is latched into the shift register and clocked out at SO on the falling SCK edge. The 16-bit data word is clocked out sign bit first, followed by the MSB. Any portion of the 16-bit word can be read before raising \overline{CS} . The TMP121 and TMP123 typically require 0.25 s to complete a conversion and consume 50 μ A of current during this period. If \overline{CS} is held high for longer than one conversion time period the TMP121 and TMP123 goes into idle mode for 0.25 s, requiring only 20 μ A of current. A new conversion begins every 0.5 s. Figure 6 describes the conversion timing for the TMP121 and TMP123.




Figure 6. Conversion Time and Period

The serial data of the TMP121 and TMP123 consists of 12-bit plus sign temperature data followed by a confirmation bit and two high impedance bits. Data is transmitted in binary two's complement format. Figure 7 describes the output data of the TMP121 and TMP123.






Figure 7. Data READ

Timing Diagrams

The TMP121 and TMP123 are SPI-compatible. Figure 8 and Figure 9 describe the various timing requirements, with parameters defined in Table 3.

Table 3. Timing Description

		MIN	MAX	UNIT
t ₁	SCK period	100		ns
t ₂	SCK falling edge to output data delay		30	ns
t ₃	CS to rising edge SCK set-up time	40		ns
t ₄	CS to output data delay		30	ns
t ₅	CS rising edge to output high impedance		30	ns




Figure 8. Output Data Timing Diagram




Figure 9. High Impedance Output Timing Diagram



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP121AQDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	121E	Samples
V62/06608-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	121E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

OTHER QUALIFIED VERSIONS OF TMP121-EP:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` ,	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP121AQDBVREP	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TMP121AQDBVREP	SOT-23	DBV	6	3000	213.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated