

# TPL5010-Q1 具有看门狗功能、符合 AEC-Q100 标准的毫微功耗系统定时器

## 1 特性

- 适用于汽车电子 应用
- 具有符合 AEC-Q100 的下列结果：
  - 器件温度 1 级：-40°C 至 125°C 的环境运行温度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 2
  - 器件组件充电模式 (CDM) ESD 分类等级 C5
- 电流消耗为 35nA (2.5V 时的典型值)
- 电源电压范围：1.8V 至 5.5V
- 可选时间间隔范围：100ms 至 7200s
- 定时器精度：1% (典型值)
- 可通过电阻选择时间间隔
- 看门狗功能
- 手动复位
- TPL5x10Q 系列符合 AEC-Q100 标准的毫微功耗系统定时器：
  - **TPL5010-Q1**：延迟范围可通过编程设定的看门狗功能
  - **TPL5110-Q1**：延迟范围可通过编程设定且具有单次触发功能的金属氧化物半导体 (MOS) 驱动器

## 2 应用

- 电动汽车
- 常开系统
- 由电池供电的系统
- 离合致动器电路
- 车门把手电路
- 智能钥匙
- 远程电流传感器
- 出入检测

## 3 说明

TPL5010-Q1 是一款具有看门狗功能且符合 AEC-Q100 标准的低功耗毫微定时器，非常适用于在占空比或电池供电应用中进行系统唤醒。在此类系统中，可使用微控制器定时器唤醒系统，但如果定时器休眠电流较高，则微控制器定时器在此休眠模式下会消耗高达 60%-80% 的总系统电流。TPL5010-Q1 仅消耗 35nA 电流，可替代集成微控制器定时器执行相应功能，从而使微控制器处于功耗较低的模式下。这种节能效果延长电池使用寿命并显著缩小电池尺寸，使得 TPL5010-Q1 成为功率敏感型应用的理想选择。TPL5010-Q1 提供 100ms 至 7200s 可选时间间隔，适用于由中断驱动的应用。出于安全考虑，某些标准（如 EN50271）要求实现看门狗功能。TPL5010-Q1 不仅实现了看门狗功能，而且几乎没有增加任何功耗。TPL5010-Q1 采用 6 引脚小外形尺寸晶体管 (SOT)-23 封装。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPL5010-Q1	SOT23 (6)	3.00mm x 3.00mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。




TPL5010-Q1

ZHCSFH0 – SEPTEMBER 2016

www.ti.com.cn

简化应用



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>8.3</b>	Feature Description .....	<b>9</b>
<b>2</b>	应用 .....	<b>1</b>	<b>8.4</b>	Device Functional Modes .....	<b>10</b>
<b>3</b>	说明 .....	<b>1</b>	<b>8.5</b>	Programming .....	<b>10</b>
<b>4</b>	修订历史记录 .....	<b>3</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>16</b>
<b>5</b>	器件比较表 .....	<b>3</b>	<b>9.1</b>	Application Information .....	<b>16</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	<b>9.2</b>	Typical Application .....	<b>16</b>
<b>7</b>	<b>Specifications</b> .....	<b>5</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>18</b>
	7.1 Absolute Maximum Ratings .....	<b>5</b>	<b>11</b>	<b>Layout</b> .....	<b>18</b>
	7.2 ESD Ratings .....	<b>5</b>	<b>11.1</b>	Layout Guidelines .....	<b>18</b>
	7.3 Recommended Operating Conditions .....	<b>5</b>	<b>11.2</b>	Layout Example .....	<b>18</b>
	7.4 Thermal Information .....	<b>5</b>	<b>12</b>	器件和文档支持 .....	<b>19</b>
	7.5 Electrical Characteristics .....	<b>6</b>	<b>12.1</b>	接收文档更新通知 .....	<b>19</b>
	7.6 Timing Requirements .....	<b>7</b>	<b>12.2</b>	社区资源 .....	<b>19</b>
	7.7 Typical Characteristics .....	<b>8</b>	<b>12.3</b>	商标 .....	<b>19</b>
<b>8</b>	<b>Detailed Description</b> .....	<b>9</b>	<b>12.4</b>	静电放电警告 .....	<b>19</b>
	8.1 Overview .....	<b>9</b>	<b>12.5</b>	Glossary .....	<b>19</b>
	8.2 Functional Block Diagram .....	<b>9</b>	<b>13</b>	机械、封装和可订购信息 .....	<b>19</b>

## 4 修订历史记录


日期	修订版本	注释
2016 年 9 月	*	最初发布版本。

## 5 器件比较表

**TPL5x10Q 系列符合 AEC-Q100 标准的毫微功耗系统定时器**

器件编号	电源电流 (典型值)	特殊 功能
TPL5010-Q1	35nA	低功耗计时器
		看门狗功能
		可编程延迟范围
		手动复位
TPL5110-Q1	35nA	低功耗计时器
		MOS 驱动器
		可编程延迟范围
		手动复位
		单次触发功能

## 6 Pin Configuration and Functions



**Table 1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	VDD	P	Supply voltage	
2	GND	G	Ground	
3	DELAY/ M_RST	I	Time Interval set and Manual Reset	Resistance between this pin and GND is used to select the time interval. The reset switch is also connected to this pin.
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the $\mu$ C to indicate successful processing of the WAKE signal.
5	WAKE	O	Timer output signal generated every $t_{IP}$ period.	Digital pulsed signal to wake up the $\mu$ C at the end of the programmed time interval.
6	RSTn	O	Reset Output (open drain output)	Digital signal to RESET the $\mu$ C, pull-up resistance is required

(1) G= Ground, P= Power, O= Output, I= Input.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage (VDD-GND)	-0.3	6.0	V
Input voltage at any pin <sup>(2)</sup>	-0.3	VDD + 0.3	V
Input current on any pin	-5	5	mA
T <sub>stg</sub> Storage temperature	-65	150	°C
T <sub>J</sub> Junction temperature <sup>(3)</sup>		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage between any two pins should not exceed 6V.
- (3) The maximum power dissipation is a function of T<sub>J</sub>(MAX), θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub>MAX = (T<sub>J</sub>(MAX) - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model, per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per AEC Q10-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage (VDD-GND)	1.8		5.5	V
Temperature	-40		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPL5010-Q1	
		SOT23	
		6 PINS	
			UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	163	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	26	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	57	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	57	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 7.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ ,  $V_{DD-GND} = 2.5\text{ V}$  (unless otherwise stated)<sup>(1)</sup>


	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
<b>POWER SUPPLY</b>						
IDD	Supply current <sup>(4)</sup>	Operation mode		35	50	nA
		Digital conversion of external resistance (Rext)		200	400	μA
<b>TIMER</b>						
t <sub>IP</sub>	Time interval period <sup>(5)</sup>	1650 selectable time Intervals	Min time interval	100		ms
			Max time interval	7200		s
	Time interval setting accuracy <sup>(6)</sup>	Excluding the precision of Rext		±0.6%		
	Timer interval setting accuracy over supply voltage	1.8 V ≤ VDD ≤ 5.5 V		±25		ppm/V
t <sub>OSC</sub>	Oscillator accuracy		-0.5%		0.5%	
	Oscillator accuracy over temperature <sup>(5)</sup>	-40°C ≤ T <sub>A</sub> ≤ 125°C		150		ppm/°C
	Oscillator accuracy over supply voltage <sup>(5)</sup>	1.8 V ≤ VDD ≤ 5.5 V		±0.4		%/V
	Oscillator accuracy over life time <sup>(7)</sup>			0.24%		
t <sub>DONE</sub>	Minimum DONE pulse width <sup>(5)</sup>			100		ns
t <sub>RSTn</sub>	RSTn pulse width			320		ms
t <sub>WAKE</sub>	WAKE pulse width			20		ms
t <sub>Rext</sub>	Time to convert Rext <sup>(5)</sup>			100		ms
<b>DIGITAL LOGIC LEVELS</b>						
VIH	Minimum logic high threshold DONE pin			0.7 × VDD		V
VIL	Maximum logic low threshold DONE pin			0.3 × VDD		V
VOH	Logic output high-level WAKE pin	I <sub>out</sub> = 100 μA		VDD – 0.3		V
		I <sub>out</sub> = 1 mA		VDD – 0.7		V
VOL	Logic output low-level WAKE pin	I <sub>out</sub> = -100 μA			0.3	V
		I <sub>out</sub> = -1 mA			0.7	V
VOL <sub>RSTn</sub>	RSTn logic output low-level	I <sub>OL</sub> = -1 mA			0.3	V
IOH <sub>RSTn</sub>	RSTn high-level output current	VOH <sub>RSTn</sub> = VDD		1		nA
VIH <sub>M_RST</sub>	Minimum logic high threshold DELAY/M_RST pin <sup>(5)</sup>			1.5		V

- (1) Values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (4) The supply current excludes load and pull-up resistor current. Input pins are at GND or VDD.
- (5) This parameter is specified by design and/or characterization and is not tested in production.
- (6) The accuracy for time interval settings below 1 second is ±100 ms.
- (7) Operational life time test procedure equivalent to 10 years.

### 7.6 Timing Requirements

			MIN <sup>(1)</sup>	NOM <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
$t_{rRSTn}$	Rise Time RSTn <sup>(3)</sup>	Capacitive load 50 pF, Rpull-up 100 kΩ		11		μs
$t_{fRSTn}$	Fall time RSTn <sup>(3)</sup>	Capacitive load 50 pF, Rpull-up 100 kΩ		50		ns
$t_{rWAKE}$	Rise time WAKE <sup>(3)</sup>	Capacitive load 50 pF		50		ns
$t_{fWAKE}$	Fall time WAKE <sup>(3)</sup>	Capacitive load 50 pF		50		ns
$t_{D_{DONE}}$	DONE to RSTn or WAKE to DONE delay	Min delay <sup>(4)</sup>		100		ns
		Max delay <sup>(4)</sup>		$t_{IP}-20$		ms
$t_{M\_RST}$	Minimum valid manual reset <sup>(3)</sup>	Observation time 30 ms		20		ms
$t_{DB}$	De-bounce manual reset			20		ms

- (1) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (3) This parameter is specified by design and/or characterization and is not tested in production.
- (4) In case of RSTn from its falling edge, in case of WAKE, from its rising edge.



**Figure 1. TPL5010-Q1 Timing**

### 7.7 Typical Characteristics




Figure 2.  $I_{DD}$  vs  $V_{DD}$




Figure 3.  $I_{DD}$  vs Temperature




Figure 4. Oscillator Accuracy vs  $V_{DD}$




Figure 5. Oscillator Accuracy vs Temperature




Figure 6.  $I_{DD}$  vs Time




Figure 7. Time Interval Setting Accuracy




## 8 Detailed Description

### 8.1 Overview

The TPL5010-Q1 is a system wakeup timer with a watchdog feature, ideal for low power applications. TPL5010-Q1 is ideal for use in interrupt-driven applications and provides selectable timing from 100 ms to 7200 s.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The DONE, WAKE and RSTn signals are used to implement the watchdog function. The TPL5010-Q1 is programmed to issue a periodic WAKE pulse to a  $\mu\text{C}$  which is in sleep or standby mode. After receiving the WAKE pulse, the  $\mu\text{C}$  must issue a DONE signal to the TPL5010-Q1 at least 20 ms before the rising edge of the next WAKE pulse. If the DONE signal is not asserted, the TPL5010-Q1 asserts the RSTn signal to reset the  $\mu\text{C}$ . A manual reset function is realized by momentarily pulling the DELAY/M\_RST pin to VDD.




Figure 8. Watchdog

#### 8.3.1 WAKE

The WAKE pulse is sent out from the TPL5010-Q1 when the programmed time interval starts (except at the beginning of the first cycle or if in the previous interval the DONE has not been received).

This signal is normally low.

#### 8.3.2 DONE

The DONE pin is driven by a  $\mu\text{C}$  to signal successful processing of the WAKE signal. The TPL5010-Q1 recognizes a valid DONE signal as a low to high transition; if two or more DONE signals are received within the time interval, only the first DONE signal is processed.

The DONE signal resets the counter of the watchdog only. If the DONE signal is received when the WAKE is still high, the WAKE will go low as soon as the DONE is recognized.

## Feature Description (continued)

### 8.3.3 RSTn

To implement the reset interface between the TPL5010-Q1 and the  $\mu\text{C}$  a pull-up resistance is required. 100 k $\Omega$  is recommended, to minimize current.

During the POR and the reading of the REXT the RSTn signal is LOW.


RSTn is asserted (LOW) for either one of the following conditions:

- 1. If the DELAY/M\_RST pin is high for at least two consecutive cycles of the internal oscillator (approximately 20 ms).
- 2. At the beginning of a new time interval if DONE is not received at least 20 ms before the next WAKE rising edge (see [Figure 8](#)).

## 8.4 Device Functional Modes

### 8.4.1 Startup

During startup, after POR, the TPL5010-Q1 executes a one-time measurement of the resistance attached to the DELAY/M\_RST pin in order to determine the desired time interval for WAKE. This measurement interval is  $t_{R\_EXT}$ . During this measurement a constant current is temporarily flowing into  $R_{EXT}$ .



**Figure 9. Startup**

### 8.4.2 Normal Operating Mode

During normal operating mode, the TPL5010-Q1 asserts periodic WAKE pulses in response to valid DONE pulses from the  $\mu\text{C}$ . If either a manual reset is applied (logic HIGH on DELAY/M\_RST pin) or the  $\mu\text{C}$  does not issue a DONE pulse within the required time, the TPL5010-Q1 asserts the RSTn signal to the  $\mu\text{C}$  and restarts its internal counters. See [Figure 8](#) and [Figure 10](#).

## 8.5 Programming

### 8.5.1 Configuring the WAKE Interval with the DELAY/M\_RST Pin

The time interval between 2 adjacent WAKE pulses (rising edges) is selectable through an external resistance ( $R_{EXT}$ ) between the DELAY/M\_RST pin and ground. The value of the resistance  $R_{EXT}$  is converted one time after POR. The allowable range of  $R_{EXT}$  is 500  $\Omega$  to 170 k $\Omega$ . At least a 1% precision resistance is recommended. See [Timer Interval Selection Using External Resistance](#) for how to set the WAKE pulse interval using  $R_{EXT}$ .

The time between 2 adjacent RESET signals (falling edges) or between a RESET (falling edge) and a WAKE (rising edge) is given by the sum of the programmed time interval and the  $t_{RSTn}$  (reset pulse width).

## Programming (continued)

### 8.5.2 Manual Reset

If VDD is connected to the DELAY/M\_RST pin, the TPL5010-Q1 recognizes this as a manual reset condition. In this case the time interval is not set. If the manual reset is asserted during the POR or during the reading procedure, the reading procedure is aborted and is re-started as soon as the manual reset switch is released. A pulse on the DELAY/M\_RST pin is recognized as a valid manual reset only if it lasts at least 20 ms (observation time is 30 ms).

A valid manual reset resets all the counters inside the TPL5010-Q1. The counters restart only when the high digital voltage at DELAY/M\_RST is removed and the next  $t_{RSTn}$  is elapsed.




Figure 10. Manual Reset

#### 8.5.2.1 DELAY/M\_RST

A resistance in the range between 500  $\Omega$  and 170 k $\Omega$  needs to be connected in order to select a valid time interval. At the POR and during the reading of the resistance the DELAY/M\_RST is connected to an analog signal chain though a mux. After the reading of the resistance the analog circuit is switched off and the DELAY/RST is connected to a digital circuit.


The manual reset detection is supported with a de-bounce feature which makes the TPL5010-Q1 insensitive to the glitches on the DELAY/M\_RST pin. When a valid manual reset signal is asserted on the DELAY/M\_RST pin, the RSTn signal is asserted LOW after a delay of  $t_{M\_RST}$ . It remains LOW after a valid manual reset is asserted +  $t_{DB} + t_{RSTn}$ . Due to the asynchronous nature of the manual reset signal and its arbitrary duration, the LOW status of the RSTn signal maybe affected by an uncertainty of about  $\pm 5$  ms.

A valid manual reset puts all the digital output signals at their default values:


- WAKE = LOW
- RSTn = asserted LOW

#### 8.5.2.2 Circuitry

The manual reset may be implemented using a switch (momentary mechanical action). The TPL5010-Q1 offers 2 possible approaches according to the power consumption constraints of the application.

**Programming (continued)**

**Figure 11. Manual Reset with SPST Switch**

For use cases that do not require the lowest power consumption, using a single pole single throw switch may offer a lower cost solution. The DELAY/M\_RST pin may be directly connected to VDD with  $R_{EXT}$  in the circuit. The current drawn from the supply voltage during the reset is given by  $VDD/R_{EXT}$ .


**Figure 12. Manual Reset with SPDT Switch**

The reset function may also be asserted by switching DELAY/M\_RST from  $R_{EXT}$  to VDD using a single pole double throw switch, which will provide a lower power solution for the manual reset, because no current flows.

**8.5.3 Timer Interval Selection Using External Resistance**

In order to set the time interval, the external resistance  $R_{EXT}$  is selected according the following formula:

$$R_{EXT} = 100 \left( \frac{-b + \sqrt{b^2 - 4a(c - 100T)}}{2a} \right)$$

where

- T is the desired time interval in seconds
- $R_{EXT}$  is the resistance value to use in  $\Omega$
- a, b, c are coefficients depending on the range of the time interval

(1)

**Programming (continued)**
**Table 2. Coefficients for Equation 1**

SET	TIME INTERVAL RANGE (s)	a	b	c
1	1 < T ≤ 5	0.2253	-20.7654	570.5679
2	5 < T ≤ 10	-0.1284	46.9861	-2651.8889
3	10 < T ≤ 100	0.1972	-19.3450	692.1201
4	100 < T ≤ 1000	0.2617	-56.2407	5957.7934
5	T > 1000	0.3177	-136.2571	34522.4680

**EXAMPLE**

Required time interval: 8 s

The coefficient set to be selected is the number 2. The formula becomes:

$$R_{EXT} = 100 \left( \frac{46.9861 - \sqrt{46.9861^2 + 4 * 0.1284 (-2651.8889 - 100 * 8)}}{2 * 0.1284} \right) \quad (2)$$

The resistance value is 10.18 kΩ.

Table 3 and Table 4 contain example values of  $t_{IP}$  and their corresponding value of  $R_{EXT}$ .

**Table 3. First 9 Time Intervals**

$t_{IP}$ (ms)	RESISTANCE (Ω)	CLOSEST REAL VALUE (Ω)	PARALLEL OF TWO 1% TOLERANCE RESISTORS (kΩ)
100	500	500	1.0 // 1.0
200	1000	1000	-
300	1500	1500	2.43 // 3.92
400	2000	2000	-
500	2500	2500	4.42 // 5.76
600	3000	3000	5.36 // 6.81
700	3500	3500	4.75 // 13.5
800	4000	4000	6.19 // 11.3
900	4500	4501	6.19 // 16.5

**Table 4. Most Common Time Intervals Between 1 s to 2 h**

$t_{IP}$	CALCULATED RESISTANCE (kΩ)	CLOSEST REAL VALUE (kΩ)	PARALLEL OF TWO 1% TOLERANCE RESISTORS (kΩ)
1 s	5.20	5.202	7.15 // 19.1
2 s	6.79	6.788	12.4 // 15.0
3 s	7.64	7.628	12.7 // 19.1
4 s	8.30	8.306	14.7 // 19.1
5 s	8.85	8.852	16.5 // 19.1
6 s	9.27	9.223	18.2 // 18.7
7 s	9.71	9.673	19.1 // 19.6
8 s	10.18	10.180	11.5 // 8.87
9 s	10.68	10.68	17.8 // 26.7
10 s	11.20	11.199	15.0 // 44.2
20 s	14.41	14.405	16.9 // 97.6
30 s	16.78	16.778	32.4 // 34.8
40 s	18.75	18.748	22.6 // 110.0

**Table 4. Most Common Time Intervals Between 1 s to 2 h (continued)**

$t_P$	CALCULATED RESISTANCE (k $\Omega$ )	CLOSEST REAL VALUE (k $\Omega$ )	PARALLEL OF TWO 1% TOLERANCE RESISTORS (k $\Omega$ )
50 s	20.047	20.047	28.7 // 66.5
1 min	22.02	22.021	40.2 // 48.7
2 min	29.35	29.349	35.7 // 165.0
3 min	34.73	34.729	63.4 // 76.8
4 min	39.11	39.097	63.4 // 102.0
5 min	42.90	42.887	54.9 // 196.0
6 min	46.29	46.301	75.0 // 121.0
7 min	49.38	49.392	97.6 // 100.0
8 min	52.24	52.224	88.7 // 127.0
9 min	54.92	54.902	86.6 // 150.0
10 min	57.44	57.437	107.0 // 124.0
20 min	77.57	77.579	140.0 // 174.0
30 min	92.43	92.233	182.0 // 187.0
40 min	104.67	104.625	130.0 // 536.00
50 min	115.33	115.331	150.0 // 499.00
1 h	124.91	124.856	221.0 // 287.00
1 h 30 min	149.39	149.398	165.0 // 1580.0
2 h	170.00	170.00	340.0 // 340.0

#### 8.5.4 Quantization Error

The TPL5010-Q1 can generate 1650 discrete timer intervals in the range of 100 ms to 7200 s. The first 9 intervals are multiples of 100 ms. The remaining 1641 intervals cover the range between 1 s to 7200 s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to the following formula:

$$Err = 100 \frac{(T_{DESIRED} - T_{ADC})}{T_{DESIRED}} \quad (3)$$

Where:

$$T_{ADC} = INT \left[ \frac{1}{100} \left( a \frac{R_D^2}{100} + b \frac{R_D}{100} + c \right) \right] \quad (4)$$

$$R_D = INT \left[ \frac{R_{EXT}}{100} \right]$$

where

- $R_{EXT}$  is the resistance calculated with [Equation 1](#)
  - a, b, c are the coefficients of the equation listed in [Table 2](#)
- (5)

#### 8.5.5 Error Due to Real External Resistance

$R_{EXT}$  is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical  $R_{EXT}$  using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

1. Evaluate the min and max values of  $R_{EXT}$  ( $R_{EXT\_MIN}$ ,  $R_{EXT\_MAX}$  with [Equation 1](#) using the selected commercial resistance values and their tolerances.
2. Evaluate the time intervals ( $T_{ADC\_MIN}[R_{EXT\_MIN}]$ ,  $T_{ADC\_MAX}[R_{EXT\_MAX}]$ ) with [Equation 4](#).
3. Find the errors using [Equation 3](#) with  $T_{ADC\_MIN}$ ,  $T_{ADC\_MAX}$ .

The results of the formula indicate the accuracy of the time interval.

The example below illustrates the procedure.

- Desired time interval ,  $T_{\text{desired}} = 600 \text{ s}$
- Required  $R_{\text{EXT}}$ , from [Equation 1](#),  $R_{\text{EXT}} = 57.44 \text{ k}\Omega$

From [Table 4](#),  $R_{\text{EXT}}$  can be built with a parallel combination of two commercial values with 1% tolerance:  $R_1 = 107 \text{ k}\Omega$ ,  $R_2 = 124 \text{ k}\Omega$ . The uncertainty of the equivalent parallel resistance can be found using [Equation 6](#).

$$uR_{//} = R_{//} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2} \quad (6)$$

Where  $u_{Rn}$  ( $n=1,2$ ) represent the uncertainty of a resistance,

$$u_{Rn} = Rn \frac{\textit{Tolerance}}{\sqrt{3}} \quad (7)$$

The uncertainty of the parallel resistance is 0.82%, meaning the value of  $R_{\text{EXT}}$  may range between  $R_{\text{EXT\_MIN}} = 56.96 \text{ k}\Omega$  and  $R_{\text{EXT\_MAX}} = 57.90 \text{ k}\Omega$ .

Using these value of  $R_{\text{EXT}}$ , the digitized timer intervals calculated with [Equation 4](#) are respectively  $T_{\text{ADC\_MIN}} = 586.85 \text{ s}$  and  $T_{\text{ADC\_MAX}} = 611.3 \text{ s}$ , giving an error range of  $-1.88\% / +2.19\%$ . The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

In battery-powered applications, one design constraint is the need for low current consumption. The TPL5010-Q1 is ideal for applications where there is a need to monitor environmental conditions at a fixed time interval. Often in these applications, a watchdog or other internal timer in a  $\mu\text{C}$  is used to implement a wakeup function. Using the TPL5010-Q1 to implement the watchdog function will consume only tens of nA, significantly improving the power consumption of the system.

### 9.2 Typical Application

The TPL5010-Q1 can be used in conjunction with environment sensors to build a low-power environment data-logger, such as an air quality data-logger. In this application, due to the monitored phenomena, the  $\mu\text{C}$  and the front end of the sensor spend most of the time in the idle state, waiting for the next logging interval, usually a few hundred of milliseconds. Figure 13 illustrates a data logging application based on a  $\mu\text{C}$ , and a front end for a gas sensor based on the LMP91000.




Figure 13. Data-Logger

#### 9.2.1 Design Requirements

The design is driven by the low current consumption constraint. The data are usually acquired on a rate that ranges between 1 s and 10 s. The highest necessity is the maximization of the battery life. The TPL5010-Q1 helps achieve that goal because it allows putting the  $\mu\text{C}$  in its lowest power mode. The TPL5010-Q1 will take care of the watchdog and the timing.




## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

When the main constraint is the battery life, the selection of a low-power voltage reference,  $\mu\text{C}$ , and display is mandatory. The first step in the design is the calculation of the power consumption of the devices in their different mode of operations. For instance, the LMP91000 burns most of the power when in gas measurement mode, then according to the connected gas sensor it has 2 idle states: stand-by and deep sleep. The same is true for the  $\mu\text{C}$ , such as one of the MSP430 family, which can be placed in one of its lower power modes, such as LMP3.5 or LMP4.5. In this case, the TPL5010-Q1 can be used to implement the watchdog and wakeup timing functions.

After the power budget calculation it is possible to select the appropriate time interval which satisfies the application constraints and maximize the life of the battery.

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The TPL5010-Q1 requires a voltage supply within 1.8 V and 5.5 V. A multilayer ceramic bypass X7R capacitor of 0.1  $\mu\text{F}$  between VDD and GND pin is recommended.

## 11 Layout

### 11.1 Layout Guidelines

The DELAY/M\_RST pin is sensitive to parasitic capacitance. It is suggested that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the WAKE and RSTn pins is also improved by keeping the trace length between the TPL5010-Q1 and the  $\mu\text{C}$  short to reduce the parasitic capacitance.

### 11.2 Layout Example




Figure 15. Layout

## 12 器件和文档支持

### 12.1 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPL5010QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	13VX	<a href="#">Samples</a>
TPL5010QDDCTQ1	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	13VX	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPL5010-Q1 :**

- Catalog : [TPL5010](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product



4214841/C 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

# EXAMPLE BOARD LAYOUT

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPLODED METAL SHOWN  
SCALE:15X



SOLDEMASK DETAILS

4214841/C 04/2022

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214841/C 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司