

Technical documentation



Support & ക training



TPS3760 ZHCSOP8 - MARCH 2022


TPS3760 具有可编程检测和 复位延迟功能的高电压监控器

1 特性

- 提供功能安全 - 有助于进行功能安全系统设计的文档
- 宽电源电压范围: 2.7V 至 65V
- SENSE 和 RESET 引脚为 65V 等级
- 低静态电流:1µA(典型值)
- 灵活而广泛的电压阈值选项
 - 表 12-1
 - 2.7V 至 36V (最高精度 1.5%)
 - 800 mV 选项 (最高精度 1%)
- 内置迟滞 (V_{HYS})
 - 百分比选项: 2% 至 13% (阶跃 1%)
 - 固定选项:V_{TH} < 8V = 0.5V、1V、1.5V、 2V、2.5V
- 可编程复位延时时间
 - 10nF = 12.8ms, 10 µ F = 12.8s
- 可编程感测延时时间
 - 10nF = 1.28ms、10 µ F = 1.28s
- 手动复位 (MR) 特性
- 输出复位锁存特性
- 输出拓扑:开漏或推挽

2 应用

- 模拟输入模块
- CPU (PLC 控制器) •
- 伺服驱动器控制模块 •
- 伺服驱动器功率级模块
- 伺服驱动器功能安全模块
- HVAL 阀门和执行器控制



3 说明

TPS3760 是具有宽输入范围和低静态电流的窗口监控 器系列,用于快速检测过压 (OV) 或欠压 (UV) 情况。 TPS3760 可以直接连接到各种工业应用中的 12V/24V 电源轨并对其进行监控,这些应用包括工厂自动化、电 机驱动器、楼宇自动化等。SENSE 引脚上的内置迟滞 特性有助于在监测电源电压轨时防止出现错误的复位信 号。

通过单独的 VDD 和 SENSE 引脚,可实现高可靠性系 统所需的冗余。SENSE 已从 VDD 去耦,可以监控高 于和低于 VDD 的电压。SENSE 引脚的高阻抗输入支 持使用可选的外部电阻器。通过 CTSx 和 CTRx 引 脚,可以对 RESET 信号的上升沿和下降沿进行延迟调 整。此外, CTSx 可忽略受监控电压轨上产生的电压干 扰,从而充当去抖动器;CTRx 具有手动复位 (MR) 的 作用,可用于强制系统复位。

TPS3760 采用 4.1mm × 1.9mm 14 引脚 SOT 封装。 TPS3760 工作温度范围为 - 40°C 至 +125°C T₄。

器件信息				
器件型号	封装 ⁽¹¹⁾	封装尺寸(标称值)		
TPS3760	SOT-23 (14) (DYY)	4.1 mm × 1.9 mm		

如需了解封装详细信息,请参阅数据表末尾的机械制图附录。 (1)








Table of Contents

1	特性	1
	应用 [.]	1
	说明	1
	Revision History	2
	Device Comparison	3
6	Pin Configuration and Functions	4
7	Specifications	
	7.1 Absolute Maximum Ratings	
	7.2 ESD Ratings	5
	7.3 Recommended Operating Conditions	
	7.4 Thermal Information	5
	7.5 Electrical Characteristics	
	7.6 Timing Requirements	
	7.7 Timing Diagrams	
	7.8 Typical Characteristics1	1
8	Detailed Description14	
	8.1 Overview14	4
	8.2 Functional Block Diagram14	
	8.3 Feature Description1	5
	8.4 Device Functional Modes	3


9 Application and Implementation	24
9.1 Application Information	
9.2 Adjustable Voltage Thresholds	
9.3 Typical Application	
10 Power Supply Recommendations	
10.1 Power Dissipation and Device Operation	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
11.3 Creepage Distance	
12 Device and Documentation Support	
12.1 Device Nomenclature	
12.2 接收文档更新通知	
12.3 支持资源	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	32

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
March 2022	*	Initial Release



5 Device Comparison



- 1. Sense logic: OV = overvoltage; UV = undervoltage
- 2. Reset topology: PP = Push-Pull; OD = Open-Drain
- 3. Reset logic: L = Active-Low; H = Active-High
- 4. A to I hysteresis options are only available for 2.9 V to 8V threshold options
- 5. Suffix 01 with VIT of 800mV corresponds to the adjustable variant, does not have internal voltage divider



6 Pin Configuration and Functions




表 6-1. Pin Functions

PIN			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VDD	1	I	Input Supply Voltage: Bypass with a 0.1 µF capacitor to GND.
SENSE	3	I	Sense Voltage: The voltage monitored by this pin is compared to the internal voltage threshold, V _{th} , that is determined by an internal voltage divider for fixed variants or an external voltage divider for adjustable variants. When the SENSE pin detects a fault, RESET/RESET asserts after the sense time delay, set by CTS. When the voltage on the SENSE pin transitions back past V _{th} and hysteresis, V _{HYS} , RESET/RESET deasserts after the reset time delay, set by CTR. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. Sensing Topology: Overvoltage (OV) or Undervoltage (UV)
RESET/RESET	6	0	Output Reset Signal: See Device Comparison for output topology options. RESET/RESET asserts when SENSE crosses the voltage threshold after the sense time delay, set by CTS. RESET/RESET remains asserted for the reset time delay period after SENSE transitions out of a fault condition. For active low open-drain reset output, an external pullup resistor is required. Do not place external pullup resistors on push-pull outputs. Output topology: Open Drain or Push Pull, Active Low or Active High
CTS	10	0	SENSE Time Delay: Capacitor programmable sense delay: CTS pin offers a user- adjustable sense delay time when asserting a reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET/RESET delay time to assert.
CTR	9	-	RESET Time Delay: User-programmable reset time delay for RESET/RESET. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. Manual Reset: If this pin is driven low, the RESET/RESET output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high.
GND	8, 13	-	Ground. All GND pins must be electrically connected to the board ground.
NC	2, 4, 5, 7, 11,12, 14	-	NC stands for "No Connect." The pins are to be left floating.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	VDD, V _{SENSE} , V _{RESET} , V _{RESET}	- 0.3	70	V
Voltage	V _{CTS} , V _{CTR}	- 0.3	6	V
Current	I _{RESET} , I _{RESET}		10	mA
Temperature ⁽²⁾	Operating junction temperature, T_J	- 40	150	°C
Temperature ⁽²⁾	Operating Ambient temperature, T _A	- 40	150	°C
Temperature ⁽²⁾	Storage, T _{stg}	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-002	±2000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V _{DD}	2.7	65	V
Voltage	V _{SENSE} , V _{RESET} , V _{RESET}	0	65	V
Voltage	V _{CTS} , V _{CTR}	0	5.5	V
Current	I _{RESET} , I _{RESET}	0	±5	mA
TJ	Junction temperature (free air temperature)	- 40	125	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DYY	UNIT
		14-PIN	
R _{0 JA}	Junction-to-ambient thermal resistance	131.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	61.1	°C/W
R _{0 JB}	Junction-to-board thermal resistance	56.6	°C/W
ΨJT	Junction-to-top characterization parameter	3.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	56.5	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

At $V_{DD(MIN)} \leq V_{DD} \leq V_{DD}$ (MAX), CTR/ \overline{MR} = CTS = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VDD						
V _{DD}	Supply Voltage		2.7		65	V
UVLO (1)	Under Voltage Lockout	V _{DD} Falling below V _{DD (MIN)}			2.7	V
V _{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active Low (Open-Drain, Push-Pull)	V _{OL(MAX)} = 300 mV I _{OUT (Sink)} = 15 μA			1.4	V
V _{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active High (Push-Pull)	V _{OH(MIN)} = 0.8 x V _{DD} I _{OUT (Source)} = 15 μA			1.4	V
I	Supply current into VDD pin	$\label{eq:VIT} \begin{array}{ c c c } V_{IT} = 800 \text{ mV} \\ V_{DD \text{ (MIN)}} \leqslant V_{DD} \leqslant V_{DD} \text{ (MAX)} \end{array}$		1	2.6	μA
I _{DD}				1	2	μA
SENSE (Inp	put)					
I _{SENSE}	Input current	V _{IT} = 800 mV			100	nA
I _{SENSE}	Input current	V _{IT} < 10 V			0.8	μA
I _{SENSE}	Input current	10 V < V _{IT} < 26 V			1.2	μA
I _{SENSE}	Input current	V _{IT} > 26 V			2	μA
V	Input Threshold Negative (Undervoltage)	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
V _{ITN}		V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
	Input Threshold Positive (Overvoltage)	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
V _{ITP}		V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
		V _{IT} = 0.8 V and 2.7 V to 36 V V _{HYS} Range = 2% to 13% (1% step)	-1.5		1.5	%
V _{HYS}	Hysteresis Accuracy ⁽⁴⁾	$ \begin{array}{l} V_{IT} = 2.7 \ V \ to \ 8 \ V \\ V_{HYS} = 0.5 \ V, \ 1 \ V, \ 1.5 \ V, \ 2 \ V, \\ 2.5 \ V \\ V_{IT} - V_{HYS} \geqslant 2.4 \ V \end{array} $	-1.5		1.5	%
RESET (Ou	tput)		·			
I	Open-Drain leakage	V _{RESET} = 5.5 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
'lkg(OD)	Open-Drain leakage	V _{RESET} = 65 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
V _{OL} ⁽⁵⁾	Low level output voltage	$\begin{array}{l} 2.7 \ V \leqslant \ VDD \leqslant 65 \ V \\ I_{RESET} = 5 \ mA \end{array}$			300	mV
V _{OH_DO}	High level output voltage dropout (V _{DD} - V _{OH} = V _{OH_DO}) (Push-Pull only)	$2.7 \text{ V} \leqslant \text{VDD} \leqslant 65 \text{ V}$ I _{RESET} = 500 uA			100	mV
V _{OH} ⁽⁵⁾	High level output voltage (Push-Pull only)	$2.7 \text{ V} \leq \text{VDD} \leq 65 \text{ V}$ $I_{\text{RESET}} = 5 \text{ mA}$	0.8V _{DD}			V



7.5 Electrical Characteristics (continued)

At $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$, CTR/ \overline{MR} = CTS = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = -40° C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
Capacitor Tin	Capacitor Timing (CTS, CTR)							
R _{CTR}	Internal resistance (CTR / MR)		877	1000	1147	Kohms		
R _{CTS}	Internal resistance (C _{TS})		88	100	122	Kohms		
Manual Reset	(MR)		•	·				
V _{MR_IH}	CTR / MR pin logic high input	VDD = 2.7 V	2000			mV		
V _{MR_IH}	CTR / MR pin logic high input	VDD = 65 V	2500			mV		
V _{MR_IL}	CTR / MR pin logic low input	VDD = 2.7 V			1300	mV		
V _{MR_IL}	CTR / MR pin logic low input	VDD = 65 V			1300	mV		

(1) When V_{DD} voltage falls below UVLO, reset is asserted for Output. V_{DD} slew rate \leqslant 100 mV / μs

(2) V_{POR} is the minimum V_{DD} voltage for a controlled output state. Below VPOR, the output cannot be determined. V_{DD} dv/dt \leq 100mV/µs

(3) For adjustable voltage guidelines and resistor selection refer to Adjustable Voltage Thresholds in Application and Implementation section

(4) Hysteresis is with respect to V_{ITP} and V_{ITN} voltage threshold. V_{ITP} has negative hysteresis and V_{ITN} has positive hysteresis.

(5) For V_{OH} and V_{OL} relation to output variants refer to Timing Figures after the Timing Requirement Table

7.6 Timing Requirements

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR/MR = CTS = open ⁽¹⁾, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5V, and C_{LOAD} = 10 pF. VDD and SENSE slew rate = 1V / µs. The operating free-air temperature range T_A = - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to either V_{ITN} or V_{ITP}).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Common timing parameters							
Reset release time delay	VIT = 2.7 V to 36 V C _{CTR =} Open 20% Overdrive from Hysteresis			100	μs		
(CTR/MR) ⁽²⁾	VIT = 800 mV C _{CTR} = Open 20% Overdrive from Hysteresis			40	μs		
Sense detect time delay	VIT = 2.7 V to 36 V C_{CTS} = Open 20% Overdrive from V _{IT}		34	90	μs		
(CTS) ⁽³⁾	VIT = 800 mV C _{CTS} = Open 20% Overdrive from V _{IT}		8	17	μs		
Startup Delay ⁽⁴⁾	C _{CTR/MR} = Open			2	ms		
	Reset release time delay (CTR/MR) ⁽²⁾	PARAMETER TEST CONDITIONS ning parameters VIT = 2.7 V to 36 V Reset release time delay (CTR/MR) ⁽²⁾ VIT = 2.7 V to 36 V $C_{CTR} = Open$ 20% Overdrive from Hysteresis VIT = 800 mV $C_{CTR} = Open$ 20% Overdrive from Hysteresis VIT = 2.7 V to 36 V Sense detect time delay (CTS) ⁽³⁾ VIT = 2.7 V to 36 V $C_{CTS} = Open$ 20% Overdrive from V _{IT} VIT = 800 mV $C_{CTS} = Open$ 20% Overdrive from V _{IT} VIT = 800 mV C _{CTS} = Open 20% Overdrive from V _{IT}	PARAMETERTEST CONDITIONSMINning parametersVIT = 2.7 V to 36 V $C_{CTR} = Open$ 20% Overdrive from HysteresisVIT = 2.7 V to 36 V $C_{CTR} = Open$ 20% Overdrive from Hysteresis(CTR/MR) (2)VIT = 2.7 V to 36 V $C_{CTR} = Open$ 20% Overdrive from HysteresisSense detect time delay (CTS) (3)VIT = 2.7 V to 36 V $C_{CTS} = Open$ 20% Overdrive from VITVIT = 2.7 V to 36 V $C_{CTS} = Open$ 20% Overdrive from VITVIT = 800 mV $C_{CTS} = Open$ 20% Overdrive from VITVIT = 800 mV $C_{CTS} = Open$ 20% Overdrive from VIT	PARAMETERTEST CONDITIONSMINTYPning parametersReset release time delay (CTR/MR) $^{(2)}$ VIT = 2.7 V to 36 V $C_{CTR} = Open$ 20% Overdrive from HysteresisVIT = 800 mV $C_{CTR} = Open$ 20% Overdrive from HysteresisVIT = 800 mV $C_{CTR} = Open$ 20% Overdrive from HysteresisVIT = 2.7 V to 36 V $C_{CTS} = Open$ 20% Overdrive from HysteresisVIT = 800 mV $C_{CTS} = Open$ 20% Overdrive from VITVIT = 800 mV $C_{CTS} = Open$ 20% Overdrive from VIT	PARAMETERTEST CONDITIONSMINTYPMAXning parametersNing parametersReset release time delay $(CTR/MR)^{(2)}$ VIT = 2.7 V to 36 V $C_{CTR} = Open$ $20\% Overdrive from Hysteresis100VIT = 800 mVC_{CTR} = Open20\% Overdrive from Hysteresis40Sense detect time delay(CTS)^{(3)}VIT = 2.7 V to 36 VC_{CTS} = Open20\% Overdrive from V_{IT}34Sense detect time delay(CTS)^{(3)}VIT = 2.7 V to 36 VC_{CTS} = Open20\% Overdrive from V_{IT}34VIT = 800 mVC_{CTS} = Open20\% Overdrive from V_{IT}817$		

(1) C_{CTR} = Reset delay channel


- C_{CTS} = Sense delay channel
 CTR Reset detect time delay: Overvoltage active-LOW output is measure from V_{ITP - HYS} to V_{OH} Undervoltage active-LOW output is measure from V_{ITP - HYS} to V_{OH} Overvoltage active-HIGH output is measure from V_{ITP - HYS} to V_{OL} Undervoltage active-HIGH output is measure from V_{ITP - HYS} to V_{OL}
- (3) **CTS Sense detect time delay:** Active-low output is measure from V_{IT} to V_{OL} (or V_{Pullup}) Active-high output is measured from V_{IT} to V_{OH} V_{IT} refers to either V_{ITN} or V_{ITP}

(4) During the power-on sequence, VDD must be at or above V_{DD (MIN)} for at least t_{SD} before the output is in the correct state based on V_{SENSE}.

 t_{SD} time includes the propagation delay (C_{CTR} = Open). Capaicitor on C_{CTR} will add time to t_{SD} .



7.7 Timing Diagrams



A. For open-drain output option, the timing diagram assumes the RESET_UVOD / RESET_UVOD pin is connected via an external pull-up resistor to VDD.


B. Be advised that 🕅 7-1 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.

C. RESET_UVxx / RESET_UVxx is asserted when VDD goes below the UVLO_(MIN) threshold after the time delay, t_{CTR}, is reached.

图 7-1. SENSE Undervoltage (UV) Timing Diagram








- A. For open-drain output option, the timing diagram assumes the RESET_OVOD / RESET_OVOD pin is connected via an external pull-up resistor to VDD.
- B. Be advised that 🛽 7-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.
- C. RESET_OVxx / RESET_OVxx is asserted when VDD goes below the UVLO_(MIN) threshold after the time delay, t_{CTR}, is reached.

图 7-2. SENSE Overvoltage (OV) Timing Diagram



7.8 Typical Characteristics




Typical characteristics show the typical performance of the device. Test conditions are $T_A = 25^{\circ}$ C, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.



7.8 Typical Characteristics (continued)


Typical characteristics show the typical performance of the device. Test conditions are $T_A = 25^{\circ}C$, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.





7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the device. Test conditions are $T_A = 25^{\circ}$ C, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.






8 Detailed Description

8.1 Overview

The TPS3760 is a family of high voltage and low quiescent current reset ICs with fixed threshold voltage. A voltage divider is integrated to eliminate the need for external resistors and eliminate leakage current that comes with resistor dividers. However, it can also support an external resistor if required by the application. The lowest threshold 800 mV (bypass internal resistor ladder) is recommenced for external resistors use case to take advantage of faster detection time and lower I_{SENSE} current.

VDD, SENSE and RESET pins can support 65 V continuous operation; both VDD and SENSE voltage levels can be independent of each other, meaning VDD pin can be connected at 2.7 V while SENSE pins are connected to a higher voltage. Note, the TPS3760 does not have clamps within the device so external circuits or devices must be added to limit the voltages to the absolute maximum limit.

Additional features include programmable sense time delay (CTS) and reset delay time and manual reset (CTR / MR).



8.2 Functional Block Diagram

图 8-1. Functional Block Diagram ¹

¹ Refer to \ddagger 5 for complete list of topologies and output logic combination



8.3 Feature Description

8.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7 V to 65 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1 μ F capacitor between the VDD and GND.

VDD needs to be at or above $V_{DD(MIN)}$ for at least the start-up time delay (t_{SD}) for the device to be fully functional.

VDD voltage is independent of V_{SENSE} and V_{RESET} , meaning that VDD can be higher or lower than the other pins.

8.3.1.1 Undervoltage Lockout (V_{POR} < V_{DD} < UVLO)

When the voltage on VDD is less than the UVLO voltage, but greater than the power-on reset voltage (V_{POR}), the output pins will be in reset, regardless of the voltage at SENSE pins.

8.3.1.2 Power-On Reset (V_{DD} < V_{POR})

When the voltage on VDD is lower than the power on reset voltage (V_{POR}), the output signal is undefined and is not to be relied upon for proper device function.

Note: 8 8-2 and 8 8-3 assume an external pull-up resistor is connected to the reset pin via VDD.




图 8-2. Power Cycle (SENSE Outside of Nominal Voltage)






图 8-3. Power Cycle (SENSE Within Nominal Voltage)




8.3.2 SENSE

The TPS3760 high voltage family integrates a voltage comparator, a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Device also has built-in hysteresis that provides noise immunity and ensures stable operation.

Although not required in most cases, for noisy applications good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSE inputs in order to reduce sensitivity to transient voltages on the monitored signal. SENSE can be connected directly to VDD pin.

8.3.2.1 SENSE Hysteresis

Built-in hysteresis to avoid erroneous output reset release. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V_{ITP}), for undervoltage options hysteresis is added to the negative threshold (V_{ITN}).





	TARGET		DEVICE ACTUAL HYSTERESIS OPTION						
DETECT THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE ACTUAL HISTERESIS OF HON						
18.0 V	Overvoltage	17.5 V	-3%						
18.0 V	Overvoltage	16.0 V	-11%						
17.0 V	Overvoltage	16.5 V	-3%						
16.0 V	Overvoltage	15.0 V	-6%						
15.0 V	Overvoltage	14.0 V	-7%						
6.0 V	Undervoltage	6.5 V	0.5 V						
5.5 V	Undervoltage	6 V	0.5 V						
8 V	Undervoltage	9 V	1 V						
5 V	Undervoltage	7.5 V	2.5 V						

表 8-1. Common Hysteresis Lookup Table

 $\frac{1}{8}$ 8-1 shows a sample of hysteresis and voltage options for the TPS3760. For threshold voltages ranging from 2.7 V to 8 V, one option is to select a fixed hysteresis value ranging from 0.5 V to 2.5 V in increments of 0.5 V. Additionally, a second option can be selected where the hysteresis value is a percentage of the threshold voltage. The percentage of voltage hysteresis ranges from 2% to 13%.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is $(V_{ITN (UV)} + V_{HYS})$ and for the overvoltage (OV) channel is $(V_{ITP (OV)} - V_{HYS})$. The accuracy of the release voltage, or stated in the Electrical Characteristics as *Hysteresis Accuracy* is ±1.5%. Expanding what is shown in 8-1, below are a few voltage hysteresis examples that include the hysteresis accuracy:

Undervoltage (UV) Channel

 $V_{ITN} = 0.8 V$

Voltage Hysteresis (V_{HYS}) = 5% = 40 mV

Hysteresis Accuracy = $\pm 1.5\%$ = 39.4 mV or 40.6 mV

Release Voltage = V_{ITN} + V_{HYS} = 839.4 mV to 840.6 mV

Overvoltage (OV) Channel

 V_{ITP} = 8 V

Voltage Hysteresis (V_{HYS}) = 2 V

Hysteresis Accuracy = $\pm 1.5\%$ = 1.97 V or 2.03 V

Release Voltage = V_{ITN} - V_{HYS} = 5.97 V to 6.03 V



8.3.3 Output Logic Configurations

TPS3760 is a single channel device that has a single input sense pin and a single reset pin. The single channel is available as Open-Drain and Push-Pull.

The available output logic configuration combinations are shown in $\frac{1}{8}$ 8-2.

TPS3760 (+ topology) TPS3760A	CHANNEL CONFIGURATION
TPS3760A	
	UV OD L
TPS3760B	UV PP L
TPS3760C	UV OD H
TPS3760D	UV PP H
TPS3760E	OV OD L
TPS3760F	OV PP L
TPS3760G	OV OD H
TPS3760H	OV PP H
	TPS3760D TPS3760E TPS3760F TPS3760G

表 8-2. TPS3760 Output Logic

8.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system V_{OH} and the (I_{lkg}) current provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS3760 open-drain output pin.

8.3.3.2 Push-Pull

Push-Pull output does not require an external resistor since is the output is internally pulled-up to VDD during V_{OH} condition and output will be connected to GND during V_{OH} condition.

8.3.3.3 Active-High (RESET)

RESET (active-high), denoted with no bar above the pin label. RESET remains low (V_{OL} , deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (V_{ITN}).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).

8.3.3.4 Active-Low (RESET)

RESET (active low) denoted with a bar above the pin label. **RESET** remains high voltage (V_{OH} , deasserted) (open-drain variant V_{OH} is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).



8.3.4 User-Programmable Reset Time Delay

TPS3760 has adjustable reset release time delay with external capacitors.

- A capacitor in CTR / MR programs the reset time delay of the output.
- No capacitor on this pin gives the fastest reset delay time indicated in the \ddagger 7.6.

8.3.4.1 Reset Time Delay Configuration

The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR pin and GND.

The relationship between external capacitor C_{CTR_EXT (typ)} and the time delay t_{CTR (typ)} is given by 方程式 1.

 $t_{\text{CTR (typ)}}$ = -In (0.28) x R_{CTR (typ)} x C_{CTR_EXT (typ)} + $t_{\text{CTR (no cap)}}$

(1)

R_{CTR (typ)} = is in kilo ohms (kOhms)

 $C_{\text{CTR EXT (typ)}}$ = is given in microfarads (μ F)

 $t_{CTR (typ)}$ = is the reset time delay (ms)

The reset delay varies according to three variables: the external capacitor (C_{CTR_EXT}), CTR pin internal resistance (R_{CTR}) provided in \ddagger 7, and a constant. The minimum and maximum variance due to the constant is show in 5程式 2 and 5程式 3:

$$t_{\text{CTR (min)}} = -\ln(0.31) \times R_{\text{CTR (min)}} \times C_{\text{CTR}_{\text{EXT (min)}}} + t_{\text{CTR (no cap (min))}}$$
(2)

 $t_{\text{CTR}(\text{max})} = -\ln(0.25) \times R_{\text{CTR}(\text{max})} \times C_{\text{CTR}_{\text{EXT}(\text{max})}} + t_{\text{CTR}(\text{no cap}(\text{max}))}$ (3)

The recommended maximum reset delay capacitor for the TPS3760 is limited to 10 μ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) due to capacitor leakage and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or duration of the voltage fault needs to be greater than 5% of the programmed reset time delay.



8.3.5 User-Programmable Sense Delay

TPS3760 has adjustable sense release time delay with external capacitors.

- A capacitor in CTS programs the excursion detection on SENSE.
- No capacitor on these pins gives the fastest detection time indicated in the \ddagger 7.6.

8.3.5.1 Sense Time Delay Configuration

The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS pin and GND.

The relationship between external capacitor C_{CTS EXT (typ)} and the time delay t_{CTS (typ)} is given by 方程式 4.

 $t_{\text{CTS (typ)}}$ = -In (0.28) x R_{CTS (typ)} x C_{CTS_EXT (typ)} + $t_{\text{CTS (no cap)}}$

(4)

R_{CTS} = is in kilo ohms (kOhms)

 $C_{CTS EXT}$ = is given in microfarads (μ F)

t_{CTS} = is the sense time delay (ms)

The sense delay varies according to three variables: the external capacitor (C_{CTS_EXT}), CTS pin internal resistance (R_{CTS}) provided in Electrical Characteristics, and a constant. The minimum and maximum variance due to the constant is show in 5π 4 5 and 5π 4 5

$$t_{\text{CTS (min)}} = -\ln(0.31) \times R_{\text{CTS (min)}} \times C_{\text{CTS}_\text{EXT (min)}} + t_{\text{CTS (no cap (min))}}$$
(5)

 $t_{\text{CTR (max)}} = -\ln (0.25) \times R_{\text{CTS (max)}} \times C_{\text{CTS}_\text{EXT (max)}} + t_{\text{CTSx (no cap (max))}}$ (6)

The recommended maximum sense delay capacitor for the is limited to 10 μ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time between fault events to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or time duration between fault events needs to be greater than 10% of the programmed sense time delay.



8.3.6 Manual RESET (CTR / MR) Input

The manual reset input allows a processor or other logic circuits to initiate a reset. In this section \overline{MR} is a generic reference to (CTR / \overline{MR}). A logic low on \overline{MR} causes \overline{RESET} to assert on reset output. After \overline{MR} is left floating, \overline{RESET} will release the reset if the voltage at SENSE pin is at nominal voltage. \overline{MR} should not be driven high, this pin should be left floating or connected to a capacitor to GND, this pin can be left unconnected if is not used.

If the logic driving the MR cannot tri-state (floating and GND) then a logic-level FET should be used as illustrated in 8 8-8.




图	8-9.	Manual	Reset	Timing	Diagram
---	------	--------	-------	--------	---------

表 8-3. MR Functional Table

MR	SENSE ON NOMINAL VOLTAGE	RESET STATUS						
Low	Yes	Reset asserted						
Floating	Yes	Fast reset release when SENSE voltage goes back to nominal voltage						
Capacitor	Yes	Programmable reset time delay						
High	Yes	NOT Recommended						



8.4 Device Functional Modes

	S	ENSE			OUTPUT ⁽²⁾	
DESCRIPTION	PREVIOUS CONDITION CURRENT CONDITION		CTR ⁽¹⁾ / MR PIN	VDD PIN	(RESET PIN)	
Normal Operation	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Undervoltage Detection	SENSE > V _{ITN(UV)}	SENSE < V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Undervoltage Detection	SENSE < V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Normal Operation	SENSE < V _{ITN(UV)}	SENSE > V _{ITN(UV)} + HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Manual Reset	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low	
UVLO Engaged	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{POR} < V_{DD} < V_{DD(MIN)}$	Low	
Below V _{POR} , Undefined Output	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined	

表 8-4. Undervoltage Detect Functional Mode Truth Table

(1) (2) Reset time delay is ignored in the truth table.

Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

表 8-5. Overvoltage Detect Functional Mode Truth Table

	S	ENSE			OUTPUT ⁽²⁾			
DESCRIPTION	PREVIOUS CONDITION CURRENT CONDITION		CTR ⁽¹⁾ / <u>MR</u> PIN	VDD PIN	(RESET PIN)			
Normal Operation	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High			
Overvoltage Detection	SENSE < V _{ITN(OV)}	SENSE > V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low			
Overvoltage Detection	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low			
Normal Operation	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)} - HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High			
Manual Reset	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low			
UVLO Engaged	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{POR} < V _{DD} < UVLO	Low			
Below V _{POR} , Undefined Output	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined			

Reset time delay is ignored in the truth table. (1)

Open-drain active low output requires an external pull-up resistor to a pull-up voltage. (2)



(9)

(11)

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The following sections describe in detail how to properly use this device. As this device has many applications and setups, there are many situations that this datasheet can not characterize in detail and will vary from these applications depending on the requirements of the final application

9.2 Adjustable Voltage Thresholds

方程式 7 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8 V voltage threshold device when using an adjustable voltage variant. This variant bypasses the internal resistor ladder.

For example, consider a 12 V rail being monitored V_{MON} for undervoltage (UV) using of the TPS3760A0012DYYR variant. Using 方程式 7 and shown in 方程式 8, R₁ is the top resistor of the resistor divider that is between V_{MON} and V_{SENSE}, R₂ is the bottom resistor that is between V_{SENSE} and GND, V_{MON} is the voltage rail that is being monitored and V_{SENSE} is the input threshold voltage. The monitored UV threshold, denoted as V_{MON-}, where the device will assert a reset signal occurs when V_{SENSE} = V_{IT-(UV)} or, for this example, V_{MON-} = 10.8V which is 90% from 12 V. Using 方程式 7 and assuming R₂ = 10k Ω , R₁ can be calculated shown in 方程式 8 where I_{R1} is represented in 方程式 9:

$$R_1 = (V_{MON-} - V_{SENSE}) \div I_{R1}$$
(8)

$$I_{R1} = I_{R2} = V_{SENSE} \div R_2$$

Substituting $\overline{5}$ 程式 9 into $\overline{5}$ 程式 8 and solving for R₁ in $\overline{5}$ 程式 7, R₁ = 125k Ω . The TPS3760A012DYYR is typically meant to monitor a 0.8 V rail with ±2% voltage threshold hysteresis. For the reset signal to become deasserted, V_{MON} would need to go above V_{IT-} + V_{HYS}. For this example, V_{MON} = 11.016 V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance R_{SENSE} can be calculated by the SENSE voltage V_{SENSE} divided by the SENSE current I_{SENSE} as shown in $\overline{5}$ that 11. V_{SENSE} can be calculated using $\overline{5}$ that 7 depending on the resistor divider and monitored voltage. I_{SENSE} can be calculated using $\overline{5}$ that 10.

$$I_{\text{SENSE}} = [(V_{\text{MON}} - V_{\text{SENSE}}) \div R_1] - (V_{\text{SENSE}} \div R_2)$$
(10)




图 9-1. Adjustable Voltage Threshold with External Resistor Dividers

9.3 Typical Application

9.3.1 Design 1: Off-Battery Monitoring

This application is intended for the initial power stage in applications with the 12 V batteries. Variation of the battery voltage is common between 9 V and 16 V. Furthermore, if cold-cranking and load dump conditions are considered, voltage transients can occur as low as 3 V and as high as 42 V. In this design example, we are highlighting the ability for low power, direct off-battery voltage supervision.

11-1 illustrates an example of how the TPS3760 is monitoring the battery voltage while being powered by it, as well.




图 9-2. TPS3760 Overvoltage Supervisor with Direct Off-Battery Monitoring



9.3.1.1 Design Requirements

This design requires voltage supervision on a 12 V power supply voltage rail with possibility of the 12 V rail rising up as high as 42 V. The undervoltage fault occurs when the power supply voltage drops below 7.7 V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT		
Power Rail Voltage Supervision	Monitor 12-V power supply for undervoltage condition, trigger a undervoltage fault at 7.7 V.	TPS3760 provides voltage monitoring with 1.5% max accuracy with adjustable/non-adjustable variations.		
Maximum Input Power	Operate with power supply input up to 42 V.	The TPS3760 can support a VDD of up to 65 V.		
Output logic voltage	Open-Drain Output Topology	An open-drain output is recommended to provide the correct reset signal, but a push-pull can also b used.		
Maximum system current consumption	2 μ A max when power supply is at 12 V typical	TPS3760 allows for I_Q to remain low with support of up to 65 V. This allows for no external resistor divider to be required.		
Voltage Monitor Accuracy	Maximum voltage monitor accuracy of 1.5%.	The TPS3760 has 1.5% maximum voltage monitor accuracy.		
Delay when returning from fault condition	RESET delay of at least 12.8 ms when returning from a undervoltage fault.	C _{CTR} = 10 nF sets 12.8 ms delay		

9.3.1.2 Detailed Design Procedure

The primary advantage of this application is being able to directly monitor a voltage on an automotive battery without needing external an resistor dividers on the SENSE input. This keeps the overall I_Q of the design low while still achieving the desired rail monitoring.


Voltage rail monitoring is done by connecting the SENSE input directly to the battery rail after the TVS protection diodes. The TPS3760 that is being used in this example is a fixed voltage variant where the SENSE threshold voltage has been set internally. Word of caution, the TVS protection diodes must be chosen such that the transient voltages on the monitored rails do not exceed the absolute max limit listed in \ddagger 7.1.

To use this configuration, the specific voltage threshold variation of the device must be chosen according to the application. In this configuration, the '77' variation must be chosen for 7.7 V as shown in $\ddagger 5$.

The device being able to handle 65 V on VDD means the monitored voltage rail can go as high as 42 V for the application transients and not violate the recommended maximum for the supervisor as it usually would. This is useful when monitoring a voltage rail that has a wide range that may go much higher than the nominal rail voltage such as in this case. Good design practice recommends using a 0.1 μ F capacitor on the VDD pin and this capacitance may need to increase if using an adjustable version with a resistor divider.



9.3.1.3 Application Curves







10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.4 V (V_{POR}) to 65 V (maximum operation). Good analog design practice recommends placing a minimum 0.1 μ F ceramic capacitor as near as possible to the VDD pin.

10.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 方程式 12:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$
(12)

The actual power being dissipated in the device can be represented by 方程式 13:

$P_{\rm D} = V_{\rm DD} \times I_{\rm DD} + p_{\rm RESET} \tag{1}$	13)
--	-----

p_{RESET} is calculated by 方程式 14 or 方程式 15

$$p_{\text{RESET}(\text{PUSHPULL})} = \text{VDD} - \text{V}_{\text{RESET}} \times \text{I}_{\text{RESET}}$$
(14)

 $p_{\text{RESET (OPEN-DRAIN)}} = V_{\text{RESET}} \times I_{\text{RESET}}$

方程式 12 and 方程式 13 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance (R $_{\theta JA}$) is present, the maximum ambient temperature (T_{A-MAX}) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) may have to be de-rated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}$ C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{0,JA}$), as given by $\overline{\beta}$ 程式 16:

 $T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta} JA \times P_{D-MAX}))$

(16)

(15)




11 Layout

11.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1 μF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSE pins, placing a 10 nF to 100 nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS or CTR, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5 pF.
- For open-drain variants, place the pull-up resistors on RESET as close to the pin as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces should be greater than 20 mils (0.5 mm).
- Do not have high voltage metal pads or traces closer than 20 mils (0.5 mm) to the low voltage metal pads or traces.

11.2 Layout Example

The layout example in 🛽 11-1 shows how the TPS3760 is laid out on a printed circuit board (PCB) with user-defined delays.



Vias used to connect pins for application-specific connections

图 11-1. TPS3760 Recommended Layout



11.3 Creepage Distance

Per IEC 60664 Creepage is the shortest distance between two conductive parts or as shown in 🛽 11-2 the distance between high voltage conductive parts and grounded parts, the floating conductive part is ignored and subtracted from the total distance.




图 11-2. Creepage Distance

11-2 details

- A = Left pins (high voltage)
- B = Central pad (conductive not internally connected, can be left floating or connected to GND)
- C = Right pins (low voltages)
- Creepage distance = a + b



12 Device and Documentation Support

12.1 Device Nomenclature

 \ddagger 5 shows how to decode the function of the device based on its part number

 $\frac{12-1}{1}$ shows possible voltage options per channel. Contact TI sales representatives or on TI's E2E forum for details and availability of other options; minimum order quantities apply.

	100 mV	STEPS		400 mV	STEPS	500 mV	STEPS	1 V STEPS	
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS
08	800 mV (divider bypass)	70	7.0 V	A0	10.4 V	D0	20.5 V	FO	31.0 V
27	2.7 V	71	7.1 V	A1	10.8 V	D1	21.0 V	F1	32.0 V
28	2.8 V	72	7.2 V	A2	11.2 V	D2	21.5 V	F2	33.0 V
29	2.9 V	73	7.3 V	A3	11.6 V	D3	22.0 V	F3	34.0 V
30	3.0 V	74	7.4 V	A4	12.0 V	D4	22.5 V	F4	35.0 V
31	3.1 V	75	7.5 V	A5	12.4 V	D5	23.0 V	F5	36.0 V
32	3.2 V	76	7.6 V	A6	12.8 V	D6	23.5 V		
33	3.3 V	77	7.7 V	A7	13.2 V	D7	24.0 V		
34	3.4 V	78	7.8 V	A8	13.6 V	D8	24.5 V		
35	3.5 V	79	7.9 V	A9	14.0 V	D9	25.0 V		
36	3.6 V	80	8.0 V	В0	14.4 V	E0	25.5 V		
37	3.7 V	81	8.1 V	B1	14.8 V	E1	26.0 V		
38	3.8 V	82	8.2 V	B2	15.2 V	E2	26.5 V		
39	3.9 V	83	8.3 V	B3	15.6 V	E3	27.0 V		
40	4.0 V	84	8.4 V	B4	16.0 V	E4	27.5 V		
41	4.1 V	85	8.5 V	B5	16.4 V	E5	28.0 V		
42	4.2 V	86	8.6 V	B6	16.8 V	E6	28.5 V		
43	4.3 V	87	8.7 V	B7	17.2 V	E7	29.0 V		
44	4.4 V	88	8.8 V	B8	17.6 V	E8	29.5 V		
45	4.5 V	89	8.9 V	B9	18.0 V	E9	30.0 V		
46	4.6 V	90	9.0 V	C0	18.4 V				
47	4.7 V	91	9.1 V	C1	18.8 V				
48	4.8 V	92	9.2 V	C2	19.2 V				
49	4.9 V	93	9.3 V	C3	19.6 V				
50	5.0 V	94	9.4 V	C4	20.0 V				
51	5.1 V	95	9.5 V						
52	5.2 V	96	9.6 V						
53	5.3 V	97	9.7 V						
54	5.4 V	98	9.8 V						
55	5.5 V	99	9.9 V						
56	5.6 V	00	10.0 V						
57	5.7 V								
58	5.8 V								
59	5.9 V								
60	6.0 V								
61	6.1 V								

寿	12-1.	Voltage	Options
11	14-1.	vonage	Options

表 12-1. Voltage Options (continued)									
100 mV STEPS			400 mV	STEPS	500 mV	STEPS	1 V STEPS		
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS
62	6.2 V								
63	6.3 V								
64	6.4 V								
65	6.5 V								
66	6.6 V								
67	6.7 V								
68	6.8 V								
69	6.9 V								

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

所有简称均为共合日所有有的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3760A012DYYR	ACTIVE	SOT-23-THIN	DYY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A012	Samples
TPS3760E012DYYR	ACTIVE	SOT-23-THIN	DYY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	E012	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

OTHER QUALIFIED VERSIONS OF TPS3760 :

• Automotive : TPS3760-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

DYY0014A

PACKAGE OUTLINE SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



DYY0014A

EXAMPLE BOARD LAYOUT SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DYY0014A

EXAMPLE STENCIL DESIGN SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司