







TPS565242, TPS565247 ZHCSOJ1A - FEBRUARY 2022 - REVISED APRIL 2022

TPS56524x 采用 SOT-563 封装、具有 3V 至 16V 输入电压的 5A 同步降压转换器

1 特性

- 广泛地为各种应用配置
 - 3V 至 16V 输入电压范围
 - 0.6V 至 7V 输出电压范围
 - 0.6V 基准电压
 - 25°C 时,基准精度为±1%
 - 在 -40°C 至 125°C 温度范围内,基准精度为
 - 集成式 28.2mΩ 和 15.1mΩ R_{DSON} FET
 - 120 µA 低静态电流
 - 600 kHz 开关频率
 - 支持以最大 98% 的占空比运行
 - 精密 EN 阈值电压
 - 1.39 ms 固定软启动时间(典型值)
- 解决方案尺寸小巧且易于使用
 - 轻负载下采用 ECO 模式 (TPS565242) 和 FCCM 模式 (TPS565247)
 - 完整 P2P 产品系列的一部分,包括适用于 4A、 5A、6A 和 FCCM/ECO 运行模式的解决方案
 - D-CAP3™ 控制拓扑
 - 支持带预偏置输出的启动
 - 非锁存 OV/OT/UVLO 保护
 - UV 保护的断续模式
 - 逐周期 OC 和 NOC 限制
 - 6引脚 SOT-563 封装
- 借助 WEBENCH® Power Designer,使用 TPS565242 创建定制设计方案
- 借助 WEBENCH® Power Designer,使用 TPS565247 创建定制设计方案

2 应用

- LCD 电视、STB 和 DVR、流媒体播放器
- IP 网络摄像头、可视门铃、楼宇安全网关
- WLAN/Wi-Fi 接入点、小型企业路由器、机架式服 务器

VIN VIN SW Vout EN AGND SND $\mathsf{R}_{\mathsf{FBT}}$ + Cout 简化版原理图

3 说明

TPS56524x 是一款简单易用、高效同步降压转换器。 具有高功率密度。该器件采用 SOT-563 封装,并支持 3V 至 16V 的输入电压范围,以及高达 5A 的持续电 流。


TPS56524x 使用 D-CAP3 拓扑提供快速瞬态响应并 支持低 ESR 输出电容器,无需外部补偿。该器件具有 GND 和 AGND 两个接地端,将其连接在一起可获得最 优热性能。AGND 还提供良好的负载和线路调节。该 器件支持高达 98% 的负荷运行。

TPS565242 采用 ECO 模式运行,可在轻负载运行期 间保持高效率。TPS565247 采用 FCCM 模式运行,可 在所有负载条件下保持相同的频率和较低的输出纹波。 该器件通过 OVP、OCP、UVLO、OTP 和 UVP(断 续模式)提供全面保护。该器件采用 1.6mm × 1.6mm SOT-563 封装,具有经过优化的引脚排列,有助于轻 松实现 PCB 布局。额定结温范围为 -40°C 至 125°C。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) | |
|-----------|--------------------------|-----------------|--|
| TPS565242 | SOT-563 (6) | 1.60mm × 1.60mm | |
| TPS565247 | 301-303 (0) | 1.60mm × 1.60mm | |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



TPS565242,V_{IN} = 12V 时的效率



Table of Contents

| 1 特性 | 1 | 8 Application and Implementation | 14 |
|---|-------|---|-----------------|
| 2 应用 | | 8.1 Application Information | |
| 3 说明 | | 8.2 Typical Application | |
| 4 Revision History | | 9 Power Supply Recommendations | |
| 5 Pin Configuration and Functions | 3 | 10 Layout | |
| 6 Specifications | | 10.1 Layout Guidelines | |
| 6.1 Absolute Maximum Ratings | | 10.2 Layout Example | |
| 6.2 ESD Ratings | | 11 Device and Documentation Support | |
| 6.3 Recommended Operating Conditions | 4 | 11.1 Device Support | |
| 6.4 Thermal Information | | 11.2 接收文档更新通知 | 22 |
| 6.5 Electrical Characteristics | 5 | 11.3 支持资源 | |
| 6.6 Typical Characteristics | 7 | 11.4 Trademarks | 22 |
| 7 Detailed Description | | 11.5 Electrostatic Discharge Caution | <mark>22</mark> |
| 7.1 Overview | | 11.6 术语表 | |
| 7.2 Functional Block Diagram | 10 | 12 Mechanical, Packaging, and Orderable | |
| 7.3 Feature Description | 11 | Information | 23 |
| 7.4 Device Functional Modes | 12 | | |
| | | | |
| 4 Revision History | | | |
| Changes from Revision * (February 2022) to Re | visio | n A (April 2022) | Page |

将销售状态从"预告信息"更改为"初始发行版"。......1



5 Pin Configuration and Functions




图 5-1. 6-Pin SOT-563 DRL Package (Top View)

表 5-1. Pin Functions

| Pin | | Type ⁽¹⁾ | Description |
|------|-----|---------------------|---|
| Name | No. | Type | Description |
| VIN | 1 | I | Input voltage supply pin |
| SW | 2 | 0 | Switch node connection between the high-side NFET and low-side NFET |
| GND | 3 | _ | Ground pin source terminal of the low-side power NFET as well as the ground terminal for controller circuit |
| AGND | 4 | _ | Ground of internal analog circuitry. Connect AGND to the GND plane. |
| EN | 5 | I | Enable input to converter. Driving EN high enables the converter. |
| FB | 6 | I | Converter feedback input. Connect to the output voltage with a feedback resistor divider. |

(1) I = Input, O = Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|--|--------------|------|-----|------|
| | VIN | -0.3 | 18 | |
| Input voltage | FB, EN | -0.3 | 6 | V |
| | AGND, PGND | -0.3 | 0.3 | |
| Output voltage | sw | -2 | 18 | V |
| Output voltage | SW (< 20 ns) | -6.5 | 20 | V |
| Operating junction temperature range, T _J | | -40 | 150 | °C |
| Storage temperature, T _{stg} | | -55 | 150 | °C |

⁽¹⁾ Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V | Electrostatio discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | \/ |
| V _(ESD) | Electrostatic discharge | charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾ | | v |

- (1) JEDEC document JEP157 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|------------------|--------------------------------|------|---------|------|
| | VIN | 3 | 16 | |
| Input voltage | FB, EN | -0.1 | 5.5 | V |
| | AGND, PGND | -0.1 | 0.1 | |
| 0 | SW | -1 | 16 | V |
| Output voltage | SW (< 20 ns) | -6 | 18 | V |
| Output current | IO | 0 | 6 | Α |
| T _J | Operating junction temperature | -40 | 125 | °C |
| T _{stg} | Storage temperature | -40 | 150 | °C |

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | DRL (SOT-563) | UNIT |
|--------------------------------|---|---------------|------|
| | THERMAL METRIC | 6 PINS | UNIT |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 131.1 | °C/W |
| R _{θJA_effective} (2) | Junction-to-ambient thermal resistance on EVM board | 58 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 45.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 16.4 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.8 | °C/W |
| Y _{JB} | Junction-to-board characterization parameter | 16.1 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS565242 TPS565247

Submit Document Feedback



(2) This $R_{\theta JA_effective}$ is tested on TPS565242EVM board (2 layer, copper thickness of top and bottom layer are 2 oz) at V_{IN} = 12 V, V_{OUT} = 5 V, I_{OUT} = 5A, T_A = 25°C.

6.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 12$ V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|---|------|------|------|------|
| INPUT SUPPLY | VOLTAGE | | | | ' | |
| V _{IN} | Input voltage range | V _{IN} | 3 | | 16 | V |
| | VIII | No load, V _{EN} = 5 V, V _{FB} = 0.65 V, non- switching, ECO version | | 120 | | μΑ |
| I _{VIN} | VIN supply current | No load, V _{EN} = 5 V, V _{FB} = 0.65 V, non- switching, FCCM version | | 400 | | μA |
| I _{INSDN} | VIN shutdown current | No load, V _{EN} = 0 V | | 2 | | μA |
| UVLO | | | | | ' | |
| UVLO | VIN undervoltage lockout | Wake-up VIN voltage | 2.75 | 2.92 | 3 | V |
| UVLO | VIN undervoltage lockout | Shutdown VIN voltage | 2.6 | 2.72 | 2.9 | V |
| UVLO | VIN undervoltage lockout | Hysteresis VIN voltage | | 200 | | mV |
| FEEDBACK VO | DLTAGE | | | | | |
| V_{REF} | FB voltage | T _J = 25°C | 594 | 600 | 606 | mV |
| V_{REF} | FB voltage | T _J = -40°C to 125°C | 591 | 600 | 609 | mV |
| MOSFET | 1 | 1 | | | | |
| D (4) | High-side MOSFET R _{DS(ON)} | T _J = 25°C, V _{VIN} ≥ 5 V | | 28.2 | | mΩ |
| R _{DS (ON)HI} (1) | High-side MOSFET R _{DS(ON)} | T _J = 25°C, V _{VIN} = 3 V | | 30.1 | | mΩ |
| R _{DS (ON)LO} | Low-side MOSFET R _{DS(ON)} | T _J = 25°C, V _{VIN} ≥ 5 V | | 15.1 | | mΩ |
| R _{DS (ON)LO} | Low-side MOSFET R _{DS(ON)} | T _J = 25°C, V _{VIN} = 3 V | | 16.1 | | mΩ |
| I _{OCL_LS} | Overcurrent threshold | Valley current setpoint | 5.3 | 6.9 | 8.5 | Α |
| I _{NOCL} | Negative overcurrent threshold | | 2 | 3.4 | 4.2 | Α |
| | and FREQUENCY CONTROL | | - | | | |
| F _{SW} | Switching frequency | T _J = 25°C, V _{VOUT} = 3.3 V | | 600 | | kHz |
| T _{ON(MIN)} (1) | Minimum on time | T _J = 25°C | | 50 | | ns |
| T _{OFF(MIN)} (1) | Minimum off time | V _{FB} = 0.5 V | | 100 | | ns |
| LOGIC THRESH | HOLD | | | | l | |
| V _{EN(ON)} | EN threshold high level | | 1.07 | 1.18 | 1.33 | V |
| V _{EN(OFF)} | EN threshold low level | | 0.95 | 1 | 1.2 | V |
| V _{ENHYS} | EN hystersis | | | 180 | | mV |
| REN1 | EN pulldown resistor | | | 2 | | ΜΩ |
| SOFT START | | | | | l | |
| t _{SS} | Internal soft-start time | | | 1.39 | | ms |
| | RVOLTAGE AND OVERVOLTAGE PROTE | ECTION | | | | |
| V _{OVP} | OVP trip threshold | | 115% | 120% | 125% | |
| t _{OVPDLY} | OVP prop deglitch | T _J = 25°C | | 24 | | μs |
| V _{UVP} | UVP trip threshold | | 55% | 60% | 65% | |
| t _{UVPDLY} | UVP prop deglitch | | | 256 | | μs |
| t _{UVPDEL} | Output hiccup delay relative to SS time | UVP detect | | 256 | | μs |
| t _{UVPEN} | Output hiccup enable delay relative to SS time | UVP detect | | 13 | | ms |
| THERMAL PRO | DTECTION | 1 | | | | |
| T _{OTP} (2) | OTP trip threshold | | | 155 | | °C |

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



6.5 Electrical Characteristics (continued)

 T_J = -40°C to 125°C, V_{IN} = 12 V (unless otherwise noted)


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|----------------|-----------------|-----|-----|-----|------|
| T _{OTPHSY} (2) | OTP hysteresis | | | 20 | | °C |

- (1) Specified by design
- (2) Not production tested



6.6 Typical Characteristics


V_{IN} = 12 V (unless otherwise noted)





6.6 Typical Characteristics (continued)


V_{IN} = 12 V (unless otherwise noted)





6.6 Typical Characteristics (continued)

V_{IN} = 12 V (unless otherwise noted)






7 Detailed Description

7.1 Overview

The TPS56524x is a 5-A integrated FET and BST pin synchronous step-down buck converter that operates from 3-V to 16-V input voltage (V_{IN}) and 0.6-V to 7-V output voltage. This device also integrates the BST pin in an internal IC and adds one AGND pin. The device employs D-CAP3 topology that provides fast transient response with no external compensation components and an accurate feedback voltage. The proprietary D-CAP3 mode enables low external component count, ease of design, and optimization of the power design for cost, size, and efficiency. The topology provides a seamless transition between CCM operating mode at higher load condition and DCM operation at lighter load condition.

The Eco-mode version allows the TPS565242 to maintain high efficiency at light load. The FCCM version allows the TPS565247 to maintain a fixed switching frequency and lower output voltage ripple. The TPS56524x is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 PWM Operation and D-CAP3 Control

The main control loop of the buck is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary DCAP3 mode control. The DCAP3 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS56524x also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and is inversely proportional to the converter input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to the reference voltage to emulate the output ripple, enabling the use of very low-ESR output capacitors such as multilayered ceramic capacitors (MLCC). No external current sense network or loop compensation is required for DCAP3 control topology.

7.3.2 Eco-Mode Control

The TPS56524x is designed with advanced Eco-mode to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to a point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on time is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current and keeps the light load efficiency high. The transition point to the light load operation, I_{OUT(I,I)} current, can be calculated in $\overline{\mathcal{F}}$ 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

7.3.3 Soft Start and Prebiased Soft Start

The TPS56524x has an internal fixed soft start. The EN default status is low. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is prebiased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage, V_{FB}. This scheme makes sure that the converter ramps up smoothly into the regulation point.

7.3.4 Overvoltage Protection

The TPS56524x has the overvoltage protection feature. When the output voltage becomes higher than the OVP threshold, OVP is triggered with a 24-µs deglitch time. Both the high-side MOSFET driver and the low-side MOSFET driver are turned off. When the overvoltage condition is removed, the device returns to switching.

7.3.5 Large Duty Operation

7.3.6 Current Protection and Undervoltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by the following:

- V_{IN}
- V_{OUT}
- On time
- · Output inductor value

During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current, I_{OUT}. If the monitored valley current is above the OCL level, the converter maintains a low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter, which can cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it and the device shuts down after the UVP delay time (typically 256 µs) and restarts after the hiccup wait time (typically 13 ms).

When the overcurrent condition is removed, the output voltage returns to the regulated value.

The TPS565247 is a FCCM mode part. In this mode, the device has negative inductor current at light loading. The device has NOC (negative overcurrent) protection to avoid too large negative current. NOC protection detects the valley of inductor current. When the valley value of inductor current exceeds the NOC threshold, the IC turns off the low side then turns on the high side. When the NOC condition is removed, the device returns to normal switching.

Because the TPS565247 is a FCCM mode port, if the inductance is so small that the device trigger NOC, it will cause output voltage to be higher than target value. The minimum inductance is identified as 方程式 2.

$$L = \frac{V_{out} \times (1 - \frac{V_{out}}{V_{in}})}{2 \times Frequency \times NOC_{min}}$$
(2)

7.3.7 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

7.3.8 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value, the device is shut off. This is a non-latch protection.

7.4 Device Functional Modes

7.4.1 Eco-Mode Operation

The TPS565242 operates in Eco-mode, which maintains high efficiency at light loading. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on



time is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high.

7.4.2 FCCM Mode Control

The TPS565247 operates in forced CCM (FCCM) mode, which keeps the converter operating in continuous current mode during light load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (FSW) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The device is typical buck DC/DC converters. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 5 A. The following design procedure can be used to select component values for the TPS56524x. Alternately, the WEBENCH® software can be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

8.2 Typical Application

The application schematic in 图 8-1 was developed to meet the requirements in 表 8-1. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

图 8-1 shows the TPS56524x 12-V input, 1.05-V output converter schematic.




图 8-1. Schematic

8.2.1 Design Requirements

表 8-1 shows the design parameters for this application.

表 8-1. Design Parameters

| Parameter | Example Value |
|-------------------------------------|---------------|
| Input voltage range | 3 to 16 V |
| Output voltage | 1.05 V |
| Transient response, 2.5-A load step | ΔVout = ±5% |
| Output ripple voltage | 20 mV |
| Output current rating | 5 A |
| Operating frequency | 600 kHz |

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS565242 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS565247 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using 方程式 3 to calculate V_{OUT} .

To improve efficiency at very light loads, consider using larger value resistors because too high of resistance will be more susceptible to noise and voltage errors from the FB input current will be more noticeable. It is suggested to use a $10-k\Omega$ resistor for R2 to start the design.

$$V_{OUT} = 0.6 \times (1 + \frac{R1}{R2}) \tag{3}$$

8.2.2.3 Output Filter Selection

The LC filter used as the output filter has a double pole at 方程式 4. In this equation, C_{OUT} should use its effective value after derating, not its nominal value.

$$f_{P} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(4)

For any control topology that is compensated internally, there is a range of the output filter it can support. At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops has a 180 degree drop. The internal ripple generation network introduces a

high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is about 66 kHz. The inductor and capacitor selected for the output filter is recommended that the double pole is located about 20 kHz, so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (FSW).

| | 表 6-2. Recommended Component values | | | | | | | | | | |
|-----------------------|-------------------------------------|---------|--------------------|---|-----|----------------------------------|----------------------------------|----------|--------|--|--|
| Output Voltage (V) | R1 (kΩ) | R2 (kΩ) | Minimum L1 (µH) | (μH) L1 (μH) C _{OUT} (μF) C _{OUT} (μF) 0.82 2.2 44 88 | | Typical C _{OUT} (µF) | Maximum C _{OUT} (μF) | CFF (pF) | | | |
| 0.6 | 0 | 10.0 | 0.42 | 0.82 | 2.2 | 44 | 88 | 220 | _ | | |
| 1.05 | 7.5 | 10.0 | 0.68 | 1/1.5 | 2.2 | 44 | 66 | 220 | _ | | |
| 1.8 | 20.0 | 10.0 | 1 | 1.5 | 2.2 | 44 | 66 | 220 | 10–470 | | |
| 2.5 | 95.0 | 30.0 | 1.2 | 2.2 | 4.7 | 44 | 66 | 220 | 10–470 | | |
| 3.3 | 135.0 | 30.0 | 1.5 | 2.2 | 4.7 | 44 | 66 | 220 | 10–470 | | |
| 5 | 220.0 | 30.0 | 2.2 | 2.2/3.3 | 6.8 | 44 | 66 | 220 | 10–470 | | |
| 7 | 320.0 | 30.0 | 22 | 3.3 | 6.8 | 44 | 66 | 220 | 10-470 | | |

表 8-2. Recommended Component Values

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using 方程式 5, 方程式 6, and 方程式 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(5)

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2} \tag{6}$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12}II_{P-P}^2}$$
 (7)

For this design example, the calculated peak current is 5.8 A and the calculated RMS current is 5.02 A. The inductor used is WE744311100 with 8-A saturation current and 15-A rated current.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS56524x are intended for use with ceramic or other low-ESR capacitors. Use 方程式 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(8)

For this design, four MuRata GRM21BR61A226ME44L 22- μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.47 A and each output capacitor is rated for 4 A.


8.2.2.4 Input Capacitor Selection

The TPS56524x requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10 µF for the decoupling capacitor. An additional 0.1-µF capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.




8.2.3 Application Curves


The following data is tested with V_{IN} = 12 V, V_{OUT} = 1.05 V, T_A = 25°C, unless otherwise specified.
















9 Power Supply Recommendations

The TPS56524x are designed to operate from input supply voltages in the range of 3 V to 16 V. Buck converters require the input voltage to be higher than the output voltage for proper operation.

10 Layout

10.1 Layout Guidelines


- VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also an advantage from the view point of heat dissipation.
- The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- · Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- · Do not allow switching current to flow under the device.
- A separate VOUT path should be connected to the upper feedback resistor.
- Make a Kelvin connection to the GND pin for the feedback path.
- Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- The trace of the FB node should be as small as possible to avoid noise coupling.
- The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



10.2 Layout Example



O VIA (Connected to GND plane at bottom layer)

图 10-1. Suggested Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 Development Support

11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS565242 device with the WEBENCH® Power Designer.

Click here to create a custom design using the TPS565247 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

D-CAP3[™] and TI E2E[™] are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 24-Sep-2022

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| TPS565242DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | RoHS & Green | Call TI SN | Level-1-260C-UNLIM | -40 to 125 | 5242 | Samples |
| TPS565247DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | RoHS & Green | Call TI SN | Level-1-260C-UNLIM | -40 to 125 | 5247 | Samples |
| XTPS565242DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | TBD | Call TI | Call TI | -40 to 125 | | Samples |
| XTPS565247DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | TBD | Call TI | Call TI | -40 to 125 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM


www.ti.com 24-Sep-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司